Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
User21730
Level 1
Level 1
5 replies posted 5 questions asked First reply posted

Hi,

This thread is not a question but a hint for the ones who want to establish the SPI communication with the PMIC "TLF",

you can add the Interrupt Handlers in: void initQSPI2Master(void){

IfxCpu_Irq_installInterruptHandler(&masterTxISR, ISR_PRIORITY_MASTER_TX);
IfxCpu_Irq_installInterruptHandler(&masterRxISR, ISR_PRIORITY_MASTER_RX);
IfxCpu_Irq_installInterruptHandler(&masterErISR, ISR_PRIORITY_MASTER_ER);

}

Code source: SPI_TLF 

 

0 Likes
1 Solution
Di_W
Moderator
Moderator
Moderator
500 solutions authored 1000 replies posted 250 solutions authored

Hi 21730,

Thank you for your suggestion. However, IfxCpu_Irq_installInterruptHandler() is only used with IFX_USE_SWMANAGED_INT defined. Generally, the demo code has no this macro defined, then the traditional way works.

 

IFX_INTERRUPT(masterTxISR, 0, ISR_PRIORITY_MASTER_TX);                  /* SPI Master ISR for transmit data          */
IFX_INTERRUPT(masterRxISR, 0, ISR_PRIORITY_MASTER_RX);                  /* SPI Master ISR for receive data           */
IFX_INTERRUPT(masterErISR, 0, ISR_PRIORITY_MASTER_ER);                  /* SPI Master ISR for error                  */

 

 

 

dw_1-1648122018475.png

dw

View solution in original post

0 Likes
1 Reply
Di_W
Moderator
Moderator
Moderator
500 solutions authored 1000 replies posted 250 solutions authored

Hi 21730,

Thank you for your suggestion. However, IfxCpu_Irq_installInterruptHandler() is only used with IFX_USE_SWMANAGED_INT defined. Generally, the demo code has no this macro defined, then the traditional way works.

 

IFX_INTERRUPT(masterTxISR, 0, ISR_PRIORITY_MASTER_TX);                  /* SPI Master ISR for transmit data          */
IFX_INTERRUPT(masterRxISR, 0, ISR_PRIORITY_MASTER_RX);                  /* SPI Master ISR for receive data           */
IFX_INTERRUPT(masterErISR, 0, ISR_PRIORITY_MASTER_ER);                  /* SPI Master ISR for error                  */

 

 

 

dw_1-1648122018475.png

dw

0 Likes