AURIX™ Forum Discussions

[abcmo123]

Dear AURIX users,

If I disable DMA in TC234 device, will there still exist the risk that the CPU0 DMI is unintended writen through SRI BUS ?

TC234 is a single processor device, so there dose not exist CPU1 that will unintended write the CPU0 DMI through SRI BUS.

And CPU0 PSPR will not unintended write the CPU0 DMI through SRI BUS, because it is a program RAM.

Therefore, dose I need to implement CPU bus memory mechanism in TC234 device if I disable DMA? 

[Jeremy_Zhou]

Hi @abcmo123 
Thank you for your interest in Infineon Semiconductor products and for the opportunity to serve you.
1 If I disable DMA in TC234 device, will there still exist the risk that the CPU0 DMI is unintended written through SRI BUS ?
-- No, the DMA is impossible to access the RAM automatically, especially, since it's already disabled.

2) Dose I need to implement CPU bus memory mechanism in TC234 device if I disable DMA? 
-- In my opinion, it doesn't need to do it.
BR,
Jeremy

[MoD]

Addtional modules which can be access DMI are EtherMac in case of TC234 ADAS is used and HSM if available.

If they are no switched on then there is no other module which can access the CPU0 DMI via SRI bus.