We use cookies and similar technologies (also from third parties) to collect your device and browser information for a better understanding on how you use our online offerings. This enables us to optimize and personalize your experience with Infineon and to provide you with additional services and information based on your individual profile. Details are available in our privacy policy.
Robots are revolutionizing our lives in many ways. Join our webinar to learn about Infineon’s broad portfolio of robot building blocks. Click here
to register.
LMU has hardware interconnection with CPU core via Shared Resource Interconnection (SRI). Therefore, memory variable access at CPU core via Data Scratch-Pad RAM (DSPR) is faster compared to LMU.
