Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
User21797
Level 2
Level 2
First solution authored 10 questions asked 10 sign-ins

Hi there,

I am confused with the memory map description in TC23x manual (V1.1) Table4-2. Why is there 2 address range for PFLASH? One in segment 8 address range 0x8000000 - 0x801FFFFF,

User21797_0-1642999599089.png

the other segment 10 0xA000000 - A01FFFFF,

User21797_1-1642999623036.png

To my understanding all TC23x only have one 2MB PFLASH right? Then why is there two 2MB PFLASH on memory map?

0 Likes
1 Solution
ugo_8a
Employee
Employee
10 solutions authored 25 sign-ins 25 replies posted

HI,

Address 0x80000000 is the cache segment , CPU instructions  will pass trough the cache (is not enabled by default, but most of the cstart implementations will turn on the cache) 

address 0xA0000000 is the un-cache segment, here the cache will by bypassed.

 

View solution in original post

1 Reply
ugo_8a
Employee
Employee
10 solutions authored 25 sign-ins 25 replies posted

HI,

Address 0x80000000 is the cache segment , CPU instructions  will pass trough the cache (is not enabled by default, but most of the cstart implementations will turn on the cache) 

address 0xA0000000 is the un-cache segment, here the cache will by bypassed.