Announcements

Help us improve the Power & Sensing Selection Guide. Share feedback

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
User20694
Level 1
Level 1
I don't understand the WDT.

After CPU reset, WDTSCON1.REL is set to 0xFFFC.
In this case the period should be 655.35us.
(period = 2^16 - 0xFFFC) * 16384 / 100)
It will take longer to set the value in REL, so it should be reset, but....
0 Likes
1 Solution
VincentWan
Employee
Employee
50 replies posted 5 sign-ins First like received
Hi

After a reset, CPU0 runs and CPU0 Watchdog Timer starts automatically.
The CPU0 is running @ 300MHz & the WDT is running @ 100MHz divided by 16384, therefore the CPU0 has ample time to service the WDT to prevent reset by setting ENDINIT = 1.

View solution in original post

0 Likes
1 Reply
VincentWan
Employee
Employee
50 replies posted 5 sign-ins First like received
Hi

After a reset, CPU0 runs and CPU0 Watchdog Timer starts automatically.
The CPU0 is running @ 300MHz & the WDT is running @ 100MHz divided by 16384, therefore the CPU0 has ample time to service the WDT to prevent reset by setting ENDINIT = 1.
0 Likes