Announcements

Equip yourself to optimize AURIX™ MCUs for Evs at the EV Webinar. Click here to register.

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

AURIX™ Forum Discussions

GregU
Level 1
Level 1
First question asked Welcome!

I've been unable to find the exact definition of the DMEM0 and DMEM1 definitions beyond the note:

On this device, the CPU0 and CPU1 have large DSPR SRAMs. Therefore, there are two SSHs to support these
SRAMs. These are named as CPUxDMEM and CPUxDMEM1 (x=0,1).

That I've found in the TC33X/TC32X description. 

Am I correct in the assumption that the smallest Aurix TC32x's with 96 kB DSPR memory have no DMEM1 instance?

0 Likes
2 Replies
NXTY_Ota
Level 3
Level 3
25 sign-ins 10 replies posted First like received

Where CPUxDMEM and CPUxDMEM1 is named?

0 Likes
dw
Moderator
Moderator
Moderator
100 likes received 750 replies posted 10 likes given

dw_0-1673317135553.png

TC32X and TC33X has 96 and 128kB DSPR separately. But it is not found that DMEM1 is non-existed in TC32x...

 

0 Likes