ACLK on CYW920721M2EVK-02

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
HTerm1
Employee
Employee
10 sign-ins 5 sign-ins First like given

Is there a way to route a clock with 2MHz to e.g. P30 ? Following code snips did not work.

1)

wiced_hal_gpio_select_function(WICED_P30, WICED_ACLK_0); 

wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ); 

 

2)

wiced_hal_gpio_configure_pin(WICED_P30, GPIO_OUTPUT_ENABLE, GPIO_PIN_OUTPUT_HIGH); 

wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ);

 

3) 

first setting Aclk[0] to P30 with DeviceConfigurator

wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ);

 

BR

0 Likes
1 Solution

The ACLK uses the external 24MHz crystal as the source clock. The accuracy depends on the external clock.

View solution in original post

0 Likes
6 Replies
Owen_Zhang123
Moderator
Moderator
Moderator
5 questions asked 500 solutions authored 250 sign-ins

Could you use the PWM output as a workaround?

0 Likes
HTerm1
Employee
Employee
10 sign-ins 5 sign-ins First like given

Thanks for your reply. Somehow option 3) is now working.

ScottKerstein
Employee
Employee
5 solutions authored 10 likes received 25 sign-ins

Hello,  when a GPIO is configured as an ACLK and is set at 24 MHZ output, what are the clock characteristics (PPM, jitter, phase noise, DC characteristics) to determine if this is a suitable clock for an audio DSP?

0 Likes

The ACLK uses the external 24MHz crystal as the source clock. The accuracy depends on the external clock.

0 Likes
ScottKerstein
Employee
Employee
5 solutions authored 10 likes received 25 sign-ins

Thanks.  Is the ACLK passed as a reference at 24 MHz out of a GPIO pin (essentially a divider bypass) or only used as a base clock generating a divided signal?

0 Likes

It is only used as a base clock generating a divided signal.

0 Likes