- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Is there a way to route a clock with 2MHz to e.g. P30 ? Following code snips did not work.
1)
wiced_hal_gpio_select_function(WICED_P30, WICED_ACLK_0);
wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ);
2)
wiced_hal_gpio_configure_pin(WICED_P30, GPIO_OUTPUT_ENABLE, GPIO_PIN_OUTPUT_HIGH);
wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ);
3)
first setting Aclk[0] to P30 with DeviceConfigurator
wiced_hal_aclk_enable(2000000, ACLK0, ACLK_FREQ_24_MHZ);
BR
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The ACLK uses the external 24MHz crystal as the source clock. The accuracy depends on the external clock.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Could you use the PWM output as a workaround?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your reply. Somehow option 3) is now working.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, when a GPIO is configured as an ACLK and is set at 24 MHZ output, what are the clock characteristics (PPM, jitter, phase noise, DC characteristics) to determine if this is a suitable clock for an audio DSP?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The ACLK uses the external 24MHz crystal as the source clock. The accuracy depends on the external clock.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks. Is the ACLK passed as a reference at 24 MHz out of a GPIO pin (essentially a divider bypass) or only used as a base clock generating a divided signal?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It is only used as a base clock generating a divided signal.