Static Timing Analysis

Project : ButtonsOnly
Build Time : 12/08/15 16:28:00
Device : CY8C4245AXI-483
Temperature : -40C - 85C
VDDA : 3.30
VDDD : 3.30
Voltage : 3.3
Expand All | Collapse All | Show All Paths | Hide All Paths
+ Timing Violation Section
No Timing Violations
+ Clock Summary Section
Clock Domain Nominal Frequency Required Frequency Maximum Frequency Violation
CapSense_SampleClk(FFB) CapSense_SampleClk(FFB) 94.118 kHz 94.118 kHz N/A
CapSense_SenseClk(FFB) CapSense_SenseClk(FFB) 94.118 kHz 94.118 kHz N/A
CyHFCLK CyHFCLK 24.000 MHz 24.000 MHz N/A
CapSense_SampleClk CyHFCLK 94.118 kHz 94.118 kHz N/A
CapSense_SenseClk CyHFCLK 94.118 kHz 94.118 kHz N/A
CyILO CyILO 32.000 kHz 32.000 kHz N/A
CyIMO CyIMO 24.000 MHz 24.000 MHz N/A
CyLFCLK CyLFCLK 32.000 kHz 32.000 kHz N/A
CyRouted1 CyRouted1 24.000 MHz 24.000 MHz N/A
CySYSCLK CySYSCLK 24.000 MHz 24.000 MHz N/A