



# DATA SHEET

## **GPMQ9103A**

---

**ARM® Cortex®-M0 32-bit  
Microcontroller Wireless Power  
Series**

**Preliminary**

Nov. 17, 2020

Version 0.3

---

Generalplus Technology Inc. reserves the right to change this documentation without prior notice. Information provided by Generalplus Technology Inc. is believed to be accurate and reliable. However, Generalplus Technology Inc. makes no warranty for any errors which may appear in this document. Contact Generalplus Technology Inc. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by Generalplus Technology Inc. for any infringement of patent or other rights of third parties which may result from its use. In addition, Generalplus products are not authorized for use as critical components in life support devices/systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Generalplus.

## Table of Contents

	Page
TABLE OF CONTENTS .....	2
PAGE .....	2
1. GENERAL DESCRIPTION .....	5
2. FEATURES .....	5
3. FAMILY DEVICE COLLECTIONS .....	7
GPMQ9103A Base Series Selection Guide .....	7
Package Pinouts .....	8
Pin description .....	9
Alternate Functions Map .....	11
4. BLOCK DIAGRAM .....	12
4.1. GPMQ9103A .....	12
5. MEMORY ORGANIZATION .....	13
6. ARM® CORTEX®-M0 CORE .....	14
6.1. OVERVIEW .....	14
6.2. SYSTEM CONTROL BLOCK .....	14
6.2.1. System Control Block usage .....	15
Register Map .....	15
Registers .....	15
6.3. SYSTEM TIMER, SYSTICK .....	24
6.3.1. SysTick usage .....	24
Register Map .....	25
Registers .....	26
7. NESTED VECTORED INTERRUPT CONTROLLER (NVIC) .....	29
7.1. OVERVIEW .....	29
7.2. FEATURES .....	29
7.3. EXCEPTION TYPES .....	29
8. FUNCTION DESCRIPTIONS .....	31
8.1. RESET SYSTEM .....	31
8.1.1. Master Reset .....	31
8.1.2. System Reset .....	31
Register Map .....	32
Registers .....	33
8.2. CLOCK CONTROL UNIT .....	35
8.2.1. Clock Tree Diagram .....	35
Register Map .....	36
Registers .....	37
8.3. SYSTEM MANAGEMENT UNIT .....	42
Register Map .....	42
Registers .....	43
8.4. INTERRUPT CONTROL UNIT .....	45
8.4.1. NMI interrupts source selection .....	45
8.4.2. External interrupt/event controller block diagram .....	45
Register Map .....	46
Registers .....	47
8.5. ANALOG CONTROL UNIT .....	57
8.5.1. Overview .....	57

---

8.5.2. Internal RC.....	57
Register Map.....	57
Registers.....	58
8.6. NON-VOLATILE MEMORY CONTROLLER .....	60
8.6.1. Overview.....	60
8.6.2. Features .....	60
8.6.3. Block Diagram.....	60
8.6.4. Function Description .....	60
8.6.5. Memory Organization.....	61
8.6.6. User Option Memory .....	62
8.6.7. NVM Program Controller.....	62
Registers Map.....	64
Registers.....	65
8.7. TIMER.....	70
8.7.1. Overview.....	70
8.7.2. Features .....	70
8.7.3. Block Diagram.....	71
8.7.4. Function Description .....	71
Register map.....	78
Registers.....	79
8.8. GENERAL-PURPOSE AND ALTERNATE-FUNCTION I/O (GPIOs AND AFIOs) .....	94
8.8.1. Overview.....	94
8.8.2. Features .....	94
8.8.3. Block Diagram.....	95
8.8.4. Input Mode.....	96
8.8.5. Output Mode .....	97
8.8.6. Open Drain Mode.....	98
8.8.7. Alternate Function Mode .....	99
8.8.8. Analog Mode.....	100
8.8.9. External interrupt.....	100
8.8.10. GPIO mode configuration.....	100
Register Map.....	101
Registers.....	102
8.9. ANALOG TO DIGITAL CONVERTERS (ADC) CONTROLLER .....	110
8.9.1. Overview.....	110
8.9.2. Features .....	110
8.9.3. Block Diagram.....	111
8.9.4. Function Description .....	111
Register map.....	118
Registers.....	119
8.10. INTER INTEGRATED CIRCUIT INTERFACE (I2C) .....	140
8.10.1. Overview.....	140
8.10.2. Features .....	140
8.10.3. Block Diagram.....	140
8.10.4. Master mode.....	141
8.10.5. Slave mode.....	143
Register map.....	146
Registers.....	147
8.11. WATCHDOG TIMER.....	153
8.11.1. Overview.....	153
8.11.2. Features .....	153
8.11.3. Function description.....	153
8.11.4. Register access protection.....	153

---

---

8.11.5. Block diagram .....	153
Register Map.....	154
Registers.....	155
8.12. WPC (WIRELESS POWER CONTROLLER ) RX .....	157
8.12.1. Overview.....	157
Register Map.....	157
Registers.....	158
9. ELECTRICAL CHARACTERISTICS .....	163
9.1. ABSOLUTE MAXIMUM RATINGS.....	163
9.1.1. Electrostatic discharge ratings.....	163
9.2. OPERATION CONDITIONS .....	164
9.3. POWER-UP AND RESET CHARACTERISTICS .....	164
9.4. ELECTRICAL CHARACTERISTICS.....	164
10. PACKAGE DIMENSIONS .....	167
WLCSP (FOOTPRINT).....	167
TQFN40 (5x5x MM FOOTPRINT).....	168
11. DISCLAIMER .....	170
12. REVISION HISTORY.....	171

## ARM® Cortex®-M0 32-bit Microcontroller Wireless Power Series

### 1. GENERAL DESCRIPTION

**GPMQ9103A** is a high-efficiency, Qi-compliant wireless power receiver targeted for applications up to 15W. Using magnetic inductive charging technology, the receiver converts an AC power signal from a resonant tank to a programmable regulated 5V, 7V, 9V or 12V DC output voltage. The integrated, low RDS<sub>ON</sub> synchronous rectifier and ultra-low dropout linear (LDO) regulator offer high efficiency, making the product ideally suited for battery-operated applications. **GPMQ9103A** is available in a 52-WLCSP package, and it rated for a 0 to 85°C ambient operating temperature range.

### 2. FEATURES

#### ■ WPC compliant

- Single-chip wireless power receiver up to 15W application
- WPC Qi compliant

#### ■ Synchronous Rectifier

- 96% Efficiency for Fully Synchronous Rectifier
- 97% Efficient for Post Regulator
- 85% System Efficient at 15W with **GPMQ8006B TX**
- Integrated Synchronous Full Bridge Rectifier Circuit
  - ◆ 3 modes auto-switch

##### ➤ Synchronous rectification

(VRECT  $\geq$  UVLO, dynamical switched by IOUT > ITH)

##### ➤ Diode rectification

(VRECT  $\geq$  UVLO, dynamical switched by IOUT < ITH)

##### ➤ Diode bridge

(VRECT < UVLO)

- ◆ Low R<sub>DS</sub> ON resistance
  - Hi-side 35mΩ
  - Low-side 35mΩ
- ◆ Under Voltage Lockout (UVLO)
  - Threshold volt : 2.8v detect on VRECT

#### – Output Voltage

##### ◆ LDO Mode

- Configurable VOUT Level: 5v, 7v, 9v, 12v
- Configurable VOUT Deviation: -2%, 0%, 2%, 4%

##### ◆ Switch Mode

- VOUT follow up with VRECT

##### ◆ OFF Mode (VOUT floating)

- External EN pin = 1

- UVLO occurs
- Register VOUT\_EN = 0
- OTP occurs.

- Maximum output current : 1.67A (OCL = 2A)

#### ■ System Protection

- VRECT Over Voltage Protection (Detection)
  - ◆ Configurable detected level: 15V, 17V, 19V, 21V
- Over Current Limit
  - ◆ Configurable 1A , 1.5A, 2A
- Over Temperature Protection
  - ◆ 140°C, thermal shutdown
  - ◆ 130°C, thermal warning
- VOUT Over Voltage Protection
  - ◆ Detected level as VOUT \*1.25

#### ■ FSK De-modulator

- AC1 FSK de-modulated

#### ■ CPU Subsystem

- CPU Core
  - ◆ ARM® Cortex®-M0 32-bit CPU (48MHz max)

#### ■ Memories

- 2K Bytes System RAM
- Up to 16K Bytes One Time Programmable Memory

#### ■ Clock Management

- Internal oscillator: 48MHz±1.5% @ 3V~5.5V with -40°C to 85°C

#### ■ Power Management

- Power off when External EN pin goes high.
  - ◆ Regulator 5V switch to low current mode
  - ◆ Regulator 1.8V shut down

#### ■ Reset Management

- Power On Reset
  - ◆ Power RESET state, VRECT < UVLO
- PAD Reset (SCL/PADRESETn\_RSTn)
- Master Reset (MRESETnn)
- System Reset (SRESETnn)

#### ■ Analog peripherals

- 10Bit A/D Converters with 107 KSPS and 12 analog inputs
  - ◆ Reference voltage as 2.1v
  - ◆ User-programmable foreign-object detection (FOD)
  - ◆ Dedicated remote temperature sensing
- Regulator 5V
- Regulator 1.8V

#### ■ System Control

- Watchdog Timer (WDT) for safety sensitive applications
- System Management Unit (SMU) for system configuration and control

- **I/O Ports**
  - External enable active low, input pin.
  - Interrupt pin (INT), open drain pin.
  - Max 5 multifunction bi-direction I/Os
- **Timer**
  - Up to 3 general timers with 16-bit counter
- **Communication peripherals**
  - Built-in I2C
- **Debug System**
  - ARM serial wire debug (SWD)
  - Supporting up to 4 hardware breakpoints

- Supporting up to two watch points

- **Operation Temperature**


- -40°C to 85°C

- **Reliability**

- HBM 2KV
- MM 200V
- CDM 500V

- **Package**

- WLCSP 2.64X3.94-52B
- TQFN5x5-40





### 3. FAMILY DEVICE COLLECTIONS

The following table lists the available features per device type for the GPMQ9103A series.

**GPMQ9103A Base Series Selection Guide**

Features		GPMQ9103A	GPMQ9103A
CPU frequency		48MHz	48MHz
Operating temperature		Ambient temperature -40 to 85 °C	Ambient temperature -40 to 85 °C
Operating voltage		3v to 5.5v	3v to 5.5v
OTP Memory (Kbytes)		16	16
SRAM (Kbytes)		2	2
Industrial Control	CCU4	--	--
	ADC CTRL	1	1
	TIMER/CAPT	4	4
Communication	UART	--	--
	I <sup>2</sup> C	1	1
	SPI	--	--
Analog	ADC	1	1
	Temperature Sensor	1	1
	LVR	1	1
	IOSC48M	1	1
	Synchronous Full Bridge Rectifier	1	1
	HV Power LDO	1	1
	FSK De-modulator	1	1
I/Os		5	5
Package		TQFN5x5-40	WLCSP 2.64X3.94-52B

**Package Pinouts**
**WLCSP package pinout**

**Bottom View**

**TQFN40 (5x5) package pinout**

**Pin description**

ALT\* = Alternate Functions Mode

TQFN40 PIN	WLCSPI PIN	NAME	TYPE	Function
28	A1	COMM1	Output (Open-drain)	Open-drain output used to communicate with the transmitter.
31	A2	RSTn / SWCLK	Input	Reset pin / Writer Clock / Serial Wire Debug Clock.
34	A3	SCL	Bi-I/O	I2c Serial clock line. Open-drain pin.
35	A4	GPIO 0	Bi-I/O	General purpose I/O & configurable as ADC input channel 6
38	A5	GPIO 3	Bi-I/O	General purpose I/O & configurable as ADC input channel 9
3	A6	COMM2	Output (Open-drain)	Open-drain output used to communicate with the transmitter.
27	B1	CLAMP1	Output (Open-drain)	Open-drain output used to overvoltage protection on the AC side.
30	B2	SWDAT	Input Bi-I/O	Writer Data / Serial Wire Debug Data
33	B3	SDA	Input/Output (Open-drain)	I2c Serial data line. Open-drain pin.
36	B4	GPIO 1	Bi-I/O	General purpose I/O & configurable as ADC input channel 7
1	B5	/EN	Input	Active-LOW enable pin. Pulling this pin to logic HIGH forces the device into Shut Down Mode. When connected to logic LOW, the device is enabled. Do not leave this pin floating.
4	B6	CLAMP2	Output (Open-drain)	Open-drain output used to overvoltage protection on the AC side.
2,13,14,	C1, C6, J1,	GND	GND	Ground.

TQFN40 PIN	WLCSP PIN	NAME	TYPE	Function
17,18,29	J2,J3, J4, J5, J6			
26	C2	SINK	Output (Open-drain)	Open-drain output for controlling the rectifier clamp. Connect with a resistor from this pin to the VRECT pin.
32	C3	/INT	Output (Open-drain)	Interrupt flag pin. This is an open-drain output that signals fault interrupts. It is also asserted LOW when /EN is HIGH. Connect /INT to VDD18 through a resistor.
37	C4	GPIO 2	Bi-I/O	General purpose I/O & configurable as ADC input channel 8
39	C5	GPIO 4	Bi-I/O	General purpose I/O & configurable as ADC input channel 10
8,9,10	D1, D2, D3, D4, D5, D6	VOUT	Output	Regulated output voltage pin.
21,22,23	E1, E2, E5, E6, F2, F3, F4, F5	VRECT	Output	Output voltage of the synchronous rectifier bridge. The rectifier voltage dynamically changes as the load changes.
25	F1	VDD5V	Output	Internal 5V regulator output voltage for internal use.
6	F6	VDD18	Output	Internal 1.8V regulator output voltage.
16	G1	BST1	Output	Boost capacitor for driving the high-side switch of the internal rectifier.
19,20	G2, H1, H2,	AC1	Input	AC input power. Connect these pins to the resonant capacitance.
5	G3	N/A	—	Reserved
7	G4	N/A	—	Reserved
11,12	G5, H5, H6	AC2	Input	AC input power. Connect to the Rx coil.
15	G6	BST2	Output	Boost capacitor for driving the high-side switch of the internal rectifier.
24	H3	N/A	—	Reserved
40	H4	NTC	Input	End of Charge (EOC) and remote temperature (TS) sensing for over-temperature shutdown. For remote temperature sensing, connect to the NTC thermistor network. If not used, connect this pin to the VDD18 pin through the 10kΩ resistor.


### Alternate Functions Map

ALT\* = Alternate Functions Mode


GPMQ9103	PAD TYPE	GPIO ALT_0		ADC ALT_2	
<b>GPIO0</b>	I/O	GP0.0	I/O	ADC_CH6	A
<b>GPIO1</b>	I/O	GP0.1	I/O	ADC_CH7	A
<b>GPIO2</b>	I/O	GP0.2	I/O	ADC_CH8	A
<b>GPIO3</b>	I/O	GP0.3	I/O	ADC_CH9	A
<b>GPIO4</b>	I/O	GP0.4	I/O	ADC_CH10	A
<b>NTC</b>	Input				
<b>SCL</b>	I/O (OD)				
<b>SDA</b>	I/O (OD)				
<b>COMM1</b>	Output (OD)				
<b>COMM2</b>	Output (OD)				
<b>CLAMP1</b>	Output (OD)				
<b>CLAMP2</b>	Output (OD)				
<b>SINK</b>	Output (OD)				
<b>/INT</b>	Output (OD)				
<b>RSTn (SWCLK)</b>	Input				
<b>SWDAT</b>	I/O				
<b>/EN</b>	Input				
<b>AC1</b>	Input				
<b>AC2</b>	Input				
<b>BST1</b>	Output				
<b>BST2</b>	Output				
<b>GND</b>	GND				
<b>VOUT</b>	Output				

#### 4. BLOCK DIAGRAM

##### 4.1. GPMQ9103A



## 5. MEMORY ORGANIZATION




## 6. ARM® Cortex®-M0 Core

### 6.1. Overview

The Cortex®-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- simple, easy-to-use programmers model
- highly efficient ultra-low power operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with the rest of the Cortex-M processor family



The Cortex-M0 processor is built on a highly area and power optimized 32-bit processor core, with a 3-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier. The Cortex-M0 processor implements the ARMv6-M architecture, which is based on the 16-bit Thumb® instruction set and includes Thumb-2 technology. The Cortex-M0 instruction set provides exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers. The Cortex-M0 processor closely integrates a configurable NVIC, to deliver industry leading interrupt performance. The NVIC provides 4 interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to be rapidly poared down.

### Reference to ARM documentation

- Cortex®-M0 Devices, Generic User Guide
- ARMv6-M Architecture Reference Manual
- Cortex Microcontroller Software Interface Standard (CMSIS)

### 6.2. System Control Block

The System Control Block (SCB) provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions.

### 6.2.1. System Control Block usage

Ensure software uses aligned 32-bit word size transactions to access all the system control block registers.

#### Register Map

Base Address : 0xE000_E000				
Name	Description	Offset Address	Access	Reset value
CPU_ID	CPUID Base Register	0xD00	R	0x410C C200
ICSR	Interrupt Control and State Register	0xD04	R/W	0x0000 0000
AIRCR	Application Interrupt and Reset Control Register	0xD0C	R/W	0xFA05 0000
SCR	System Control Register	0xD10	R	0x0000 0000
CCR	Configuration and Control Register	0xD14	R/W	0x0000 0208
SHPR2	System Handler Priority Register 2	0xD1C	R/W	0x0000 0000
SHPR3	System Handler Priority Register 3	0XD20	R/W	0x0000 0000
SHCSR	System Handler Control and State Register	0xD24	R/W	0x0000 0000

### Registers

#### CPUID Base Register

The CPUID register contains the processor part number, version, and implementation information.

CPU_ID                    CPUID Base Register                    Address : 0xE000 ED00							
31	30	29	28	27	26	25	24
IMPLEMENTER							
23	22	21	20	19	18	17	16
VARIANT							
15	14	13	12	11	10	9	8
PARTNO							
7	6	5	4	3	2	1	0
PARTNO							
REVISION							

Bit	Name	Description	Access	Reset value
[31:24]	IMPLEMENTER	Implementer code assigned by ARM. ARM == 0x41	R	0x41
[23:20]	VARIANT	Reads as 0x0	R	0x0
[19:16]	ARCHITECTURE	Reads as 0xC for ARMv6-M parts	R	0xC
[15:4]	PARTNO	Reads as 0xC20.	R	0xC20
[3:0]	REVISION	Reads as 0x0	R	0x0

### Interrupt Control and State Register

The ICSR:

- provides:
  - set-pending and clear-pending bits for the PendSV and SysTick exceptions
- indicates:
  - the exception number of the exception being processed
  - whether there are preempted active exceptions
  - the exception number of the highest priority pending exception
  - whether any interrupts are pending.

ICSR                          Interrupt Control and State Register								Address : 0xE000 ED04
31	30	29	28	27	26	25	24	
NMIPENDSET	--		PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	--	
23	22	21	20	19	18	17	16	
ISRPREEMPT	ISR PENDING	--	VECTPENDING					
15	14	13	12	11	10	9	8	
VECTPENDING								VECTACTIVE
7	6	5	4	3	2	1	0	
VECTACTIVE								

Bit	Name	Description	Access	Reset value
[31]	NMIPENDSET	<b>NMI Set-Pending Bit</b> Write: 0 = No effect 1 = Changes NMI exception state to pending Read: 0 = NMI exception not pending 1 = NMI exception pending <b>Note:</b> Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.	R/W	0x0
[30:29]	--	Reserved	R	0x0
[28]	PENDSVSET	<b>PendSV Set-Pending Bit</b> Write: 0 = No effect. 1 = Changes PendSV exception state to pending. Read: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. <b>Note:</b> Writing 1 to this bit is the only way to set the PendSV exception state to pending.	R/W	0x0
[27]	PENDSVCLR	<b>PendSV Clear-Pending Bit</b> Write: 0 = No effect	W	0x0

Bit	Name	Description	Access	Reset value
		1 = Removes the pending state from the PendSV exception  <b>Note:</b> This bit is write-only. To clear the PENDSV bit, you must "write 0 to PENDSVSET and write 1 to PENDSVCLR" at the same time.		
[26]	<b>PENDSTSET</b>	<b>SysTick Exception Set-Pending Bit</b>  Write: 0 = No effect 1 = Changes SysTick exception state to pending  Read: 0 = SysTick exception is not pending. 1 = SysTick exception is pending.	R/W	0x0
[25]	<b>PENDSTCLR</b>	<b>SysTick Exception Clear-Pending Bit</b>  Write: 0 = No effect 1 = Removes the pending state from the SysTick exception.  <b>Note:</b> This bit is write-only. When you want to clear PENDST bit, you must "write 0 to PENDSTSET and write 1 to PENDSTCLR" at the same time.	W	0x0
[24]	--	Reserved	R	0x0
[23]	<b>ISRPREEMPT</b>	<b>Interrupt Preemption Bit</b>  If set, a pending exception will be serviced on exit from the debug halt state.  This bit is read only.	R	0x0
[22]	<b>ISRPENDING</b>	<b>Interrupt Pending Flag, Excluding NMI And Faults</b>  0 = Interrupt not pending 1 = Interrupt pending.  This bit is read only.	R	0x0
[21]	--	Reserved	R	0x0
[20:12]	<b>VECTPENDING</b>	<b>Exception Number Of The Highest Priority Pending Enabled Exception</b>  0 = No pending exceptions Non-zero = Exception number of the highest priority pending enabled exception.  This bit is read only.	R	0x0
[11:9]	--	Reserved	R	0x0
[8:0]	<b>VECTACTIVE</b>	<b>Contains The Active Exception Number</b>  0 = Thread mode. Non-zero = Exception number of the currently active exception.  This bit is read only.	R	0x0

### Application Interrupt and Reset Control Register

The AIRCR register provides endian status for data accesses and reset control of the system. To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

AIRCR Application Interrupt and Reset Control Register								Address : 0xE000 ED0C	
31	30	29	28	27	26	25	24		
VECTORKEY									
23	22	21	20	19	18	17	16		
VECTORKEY									
15	14	13	12	11	10	9	8		
--									
7	6	5	4	3	2	1	0		
--					SYSRESETREQ	VECTCLRACTIVE	--		
					Q	VE			

Bit	Name	Description	Access	Reset value
[31:16]	VECTORKEY	<b>Register Access Key</b> Write: When writing to this register, the VECTORKEY field need to be set to 0x5FA, otherwise the write operation would be ignored. The VECTORKEY filed is used to prevent accidental write to this register from resetting the system or clearing of the exception status. Read: Read as 0xFA05.	R	0xFA05
[15:3]	--	Reserved	R	0x0
[2]	SYSRESETREQ	<b>System Reset Request</b> Writing this bit 1 will cause a reset signal to be asserted to the chip to indicate a reset is requested. The bit is a write only bit and self-clears as part of the reset sequence.	R	0x0
[1]	VECTCLRACTIVE	<b>Exception Active Status Clear Bit</b> Reserved for debug use. When writing to the register, user must write 0 to this bit, otherwise behavior is unpredictable.	R	0x0
[0]	--	Reserved	R	0x0

### System Control Register

The SCR controls features of entry to and exit from low power state.

System Control Register								Address : 0xE000 ED10
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	--
--		SEVONPEND	--	SLEEPDEEP	SLEEPONEXIT	--	--	

Bit	Name	Description	Access	Reset value
[31:5]	--	Reserved	R	0x0
[4]	SEVONPEND	<b>Send Event On Pending Bit</b>  <b>Note:</b> <i>GPMQ9103A not support this function. Please keep it in 0.</i>	R/W	0x0
[3]	--	Reserved	R	0x0
[2]	SLEEPDEEP	<b>Processor Deep Sleep And Sleep Mode Selection</b>  <b>Note:</b> <i>GPMQ9103A not support this function. Please keep it in 0.</i>	R/W	0x0
[1]	SLEEPONEXIT	<b>Sleep-On-Exit Enable</b>  <b>Note:</b> <i>GPMQ9103A not support this function. Please keep it in 0.</i>	R/W	0x0
[0]	--	Reserved	R	0x0

### Configuration and Control Register

The CCR is a read-only register and it indicates some aspects of the behavior of the Cortex-M0 processor..

CCR Configuration and Control Register								Address : 0xE000 ED14
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	STKALIGN
--				UNALIGN_TRP				--

Bit	Name	Description	Access	Reset value
[31:10]	--	Reserved	R	0x0
[9]	STKALIGN	<b>Stack Alignment</b> This bit always reads as 1, indicating 8-byte stack alignment on exception entry. On exception entry, the processor uses bit [9] of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.	R	0x1
[8:4]	--	Reserved	R	0x0
[3]	UNALIGN_TRP	<b>Unaligned Access Traps</b> This bit always reads as 1, indicates that all Unaligned accesses generate a HardFault.	R	0x1
[2:0]	--	Reserved	R	0x0

### System Handler Priority Register 2

The SHPR2 register sets the priority level for the SVCall handler.

System Handler Priority Register 2								Address : 0xE000 ED1C	
31	30	29	28	27	26	25	24		
<b>PRI_11</b>									
23	22	21	20	19	18	17	16		
--									
15	14	13	12	11	10	9	8		
--									
7	6	5	4	3	2	1	0		
--									

Bit	Name	Description	Access	Reset value
[31:30]	<b>PRI_11</b>	<b>Priority Of System Handler 11 – SVCall</b> “0” denotes the highest priority and “3” denotes the lowest priority.	R/W	0x0
[29:0]	--	Reserved	R	0x0

### System Handler Priority Register 3

The SHPR3 register sets the priority level for the SysTick and PendSV handlers.

System Handler Priority Register 3									Address : 0xE000 ED20
31	30	29	28	27	26	25	24		
	PRI_15				--				
23	22	21	20	19	18	17	16		
	PRI_14				--				
15	14	13	12	11	10	9	8		
				--					
7	6	5	4	3	2	1	0		
				--					

Bit	Name	Description	Access	Reset value
[31:30]	PRI_15	<b>Priority Of System Handler 15 – SysTick</b> “0” denotes the highest priority and “3” denotes the lowest priority.	R/W	0x0
[29:24]	--	Reserved	R	0x0
[23:22]	PRI_14	<b>Priority Of System Handler 14 – PendSV</b> “0” denotes the highest priority and “3” denotes the lowest priority.	R/W	0x0
[29:0]	--	Reserved	R	0x0

### System Handler Control and State Register

The SHCSR register controls and provides the status of system handlers.

System Handler Control and State Register									Address : 0xE000 ED24
31	30	29	28	27	26	25	24	--	
23	22	21	20	19	18	17	16	--	
15	14	13	12	11	10	9	8	--	
SVCALLPEND ED								--	
7	6	5	4	3	2	1	0	--	

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0
[15]	SVCALLPENDED	<b>SVCall Pending bit</b> This bit reflects the pending state on a read, and updates the pending state, to the value written, on a write. 0 = SVCall is not pending. 1 = SVCall is pending1).	R/W	0x0
[14:0]	--	Reserved	R	0x0

### 6.3. System timer, SysTick

The processor has a 24-bit system timer, SysTick, that counts down from the reload value to zero, reloads, that is wraps to, the value in the SYST\_RVR register on the next clock cycle, then counts down on subsequent clock cycles.

*Note: When the processor is halted for debugging, the counter does not decrement.*

#### 6.3.1. SysTick usage

The interrupt controller clock updates the SysTick count.

Ensure software uses aligned word accesses to access the SysTick registers. If the SysTick counter reload and current value are undefined at reset, the correct initialization sequence for the SysTick counter is:

1. Program reload value.
2. Clear current value.
3. Program Control and Status register.

**Register Map**

Base Address : 0xE000_E000				
Name	Description	Offset Address	Access	Reset value
SYST_CSR	SysTick Control and Status Register	0x010	R/W	0x0000 0000
SYST_RVR	SysTick Reload value Register	0x014	R/W	--
SYST_CVR	SysTick Current value Register	0x018	R/W	--

## Registers

**SysTick Control and Status Register**

SysTick Control and Status Register								Address : 0xE000 E010	
31	30	29	28	27	26	25	24		
--	--	--	--	--	--	--	--		
23	22	21	20	19	18	17	16		COUNTFLAG
15	14	13	12	11	10	9	8		
--	--	--	--	--	--	--	--		
7	6	5	4	3	2	1	0	CLKSOURCE	TICKINT
--	--	--	--	--	--	--	--	ENABLE	

Bit	Name	Description	Access	Reset value
[31:17]	--	Reserved	--	-
[16]	COUNTFLAG	Returns 1 if timer counted to 0 since this register is read last time. COUNTFLAG is set by a count transition from 1 to 0. COUNTFLAG is cleared on read or by a write to the Current Value register.	R	--
[15:3]	--	Reserved	--	-
[2]	CLKSOURCE	0 = Clock source is optional (refer to STCLK_S). 1 = Core clock used for SysTick if no external clock provided; this bit will read as 1 and ignore writes.	R/W	0
[1]	TICKINT	0 = Counting down to 0 does not cause the SysTick exception to be pended. Software can use COUNTFLAG to determine if a count to zero has occurred. 1 = Counting down to 0 will cause the SysTick exception to be pended. Clearing the SysTick Current Value register by a register write in software will not cause SysTick to be pended.	R/W	0
[0]	ENABLE	0 = The counter is disabled. 1 = The counter will operate in a multi-shot manner.	R/W	0

#### SysTick Reload Value Register

SysTick Reload Value Register								Address : 0xE000 E014
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
RELOAD								
15	14	13	12	11	10	9	8	
RELOAD								
7	6	5	4	3	2	1	0	
RELOAD								

Bit	Name	Description	Access	Reset value
[31:24]	--	Reserved	--	-
[23:0]	RELOAD	Value to load into the Current Value register when the counter reaches 0.	R/W	--

#### SysTick Current Value Register

SysTick Current Value Register								Address : 0xE000 E018
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
CURRENT								
15	14	13	12	11	10	9	8	
CURRENT								
7	6	5	4	3	2	1	0	
CURRENT								

Bit	Name	Description	Access	Reset value
[31:24]	--	<b>Reserved</b>	--	-
[23:0]	<b>CURRENT</b>	Current counter value This is the value of the counter at the time it is sampled. The counter does not provide read-modify-write protection. The register is write-clear. A software write of any value will clear the register to 0. Unsupported bits RAZ (see SysTick Reload Value register).	R/W	--

## 7. NESTED VECTORED INTERRUPT CONTROLLER (NVIC)

### 7.1. Overview

GPMQ9103A provides an interrupt controller as an integral part of the exception model. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts.

### 7.2. Features

The NVIC supports the following features:

- 32 interrupt nodes
- 4 programmable priority levels for each interrupt node
- Support for interrupt tail-chaining and late-arrival
- Support an external Non Maskable Interrupt (NMI)
- Software interrupt generation

### 7.3. Exception Types

The exception types are described as below table.

Exception Types	Descriptions
Reset	Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is de-asserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts in Thread mode.
HardFault	A HardFault is an exception that occurs because of an error during normal or exception processing. HardFaults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
SVCall	A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
PendSV	PendSV is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.
SysTick	A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as system tick.
Interrupt (IRQ)	A interrupt, or IRQ, is an exception signaled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

Properties of the different exception types

Exception Number	IRQ Number	Exception Type	Priority	Vector Address	Activation
1	-	Reset	-3	0x0000 0004	Asynchronous
2	-	NMI	-2	0x0000 0008	Asynchronous
3	-13	Hard Fault	-1	0x0000 000C	Synchronous
4 ~ 10	-	Reserved	-	-	-
11	-5	SVCall	Configurable	0x0000 002C	Synchronous
12 ~ 13	-	Reserved	-	-	-
14	-2	PendSV	Configurable	0x0000 0038	Asynchronous
15	-1	SysTick	Configurable	0x0000 003C	Asynchronous
16 and above	0 and above	Interrupt (IRQ)	Configurable	0x0000 0040 and above	Asynchronous

System Interrupt Vector Map


Exception Number	IRQ Number	Interrupt Name	Description	Vector Address
16	0	VRECT_OV_INT	Rectifier Over-Voltage Interrupt	0x0000 0040
17	1	OCL_INT	Over-Current Limit Interrupt	0x0000 0044
18	2	OT_INT	Internal Over-Temperature Interrupt	0x0000 0048
19	3	VOUT_OV_INT	Vout Over Voltage Interrupt	0x0000 004C
20	4	WDT_INT	Watchdog Interrupt	0x0000 0050
21	5	VOUT_CHG_INT	Vout Status Changed Interrupt	0x0000 0054
22	6	ADC0_INT	ADC0 Interrupt	0x0000 0058
23	7	I2C0_INT	I2C0 Interrupt	0x0000 005C
24	8	EXTI0_INT	External Input 0 Interrupt	0x0000 0060
25	9	EXTI1_INT	External Input 1 Interrupt	0x0000 0064
26	10	EXTI2_INT	External Input 2 Interrupt	0x0000 0068
27	11	EXTI3_INT	External Input 3 Interrupt	0x0000 006C
28	12	EXTI4_INT	External Input 4 Interrupt	0x0000 0070
29	13	TMR0_INT	Timer0 Interrupt	0x0000 0074
30	14	TMR1_INT	Timer1 Interrupt	0x0000 0078
31	15	TMR2_INT	Timer2 Interrupt	0x0000 007C
32	16	FSK_TMOUT_INT	AC1/AC2 Timeout interrupt	0x0000 0080
33	17	Reserved		0x0000 0084
34	18	Reserved		0x0000 0088
35	19	Reserved		0x0000 008C
36	20	Reserved		0x0000 0090
37	21	Reserved		0x0000 0094
38	22	Reserved		0x0000 0098
39	23	Reserved		0x0000 009C
40	24	Reserved		0x0000 00A0
41	25	Reserved		0x0000 00A4
42	26	Reserved		0x0000 00A8
43	27	Reserved		0x0000 00AC
44	28	Reserved		0x0000 00B0
45	29	Reserved		0x0000 00B4
46	30	Reserved		0x0000 00B8
47	31	Reserved		0x0000 00BC

## 8. FUNCTION DESCRIPTIONS

### 8.1. Reset System

The GPMQ9103A has the following reset types for the system

- PAD Reset, PADRESETn
- Power on Reset, PORRESETn.
- Master Reset, MRESETn
- System Reset, SRESETn



#### 8.1.1. Master Reset

A complete reset to the whole chip is executed by a master reset. Master reset composed of PADRESETn, PORRESETn, MASTER\_RSTn and LVR\_RSTn.

Low voltage reset, LVR\_RSTn, (also known as brown-out reset) is asserted whenever the voltage falls below reset thresholds.

In addition, a MASTER\_RSTn can be triggered by setting bit **RCU\_CTRL.MRSTn** to reset the whole chip..

#### 8.1.2. System Reset

A system reset affects almost all logics, but exceptions are RCU registers and Debug system if debug link is present.

The debug system is reset by System Reset in normal operation mode when debug link is not present. As debug link present, System Reset would not affect the Debug system.

### Register Map

Base Address : 0x5000_3000				
Name	Description	Offset Address	Access	Reset value
RCU_CTRL	Reset Control Register	0x000	R/W	0x0000 0001
RCU_RSTSTS	Reset Status Register	0x004	R/W	0x0000 0001

## Registers

### Reset Control Register

Enabling of reset triggered by critical events.

RCU_CTRL                    Reset Control Register								Address : 0x5000 3000
31	30	29	28	27	26	25	24	
--	--	--	--	--	--	--	--	
23	22	21	20	19	18	17	16	
--	--	--	--	--	--	--	--	
15	14	13	12	11	10	9	8	
--	--	--	--	--	--	--	--	
7	6	5	4	3	2	1	0	MRSTn

Bit	Name	Description	Access	Reset value
[31:1]	--	Reserved	--	-
[0]	MRSTn	<b>Master Reset Trigger (Write Protected)</b> 0 = Trigger the Master Reset. 1 = No effect. Note: This bit is write protected, refer to SMU.SysUnLock to unlock. It will auto recovery to 1 after program 0 to MRSTn.	R/W	1

### Reset Status Register

Reset source triggered flag.

RCU_RSTSTS      Reset Status Register								Address : 0x5000 3004
31	30	29	28	27	26	25	24	
--				--				
23	22	21	20	19	18	17	16	
--				--				
15	14	13	12	11	10	9	8	
--				--				
7	6	5	4	3	2	1	0	
--	WDGRF	--		SYSRF	MRF	PADRF	PORRF	


Bit	Name	Description	Access	Reset value
[31:7]	--	<b>Reserved</b>	--	0
[6]	WDGRF	<b>Watchdog Reset Flag</b> 0 = No reset from watchdog reset. 1 = Watchdog reset occurs. Note: Write 1 to clear this bit	R/W	0
[5:4]	--	<b>Reserved</b>	--	0
[3]	SYSRF	<b>SYSRESETREQ Reset Flag</b> 0 = No reset from SYSRESETREQ reset. 1 = SYSRESETREQ reset occurs. Note: Write 1 to clear this bit	R/W	0
[2]	MRF	<b>Software Triggered Master Reset Flag</b> 0 = No reset from software triggered master reset. 1 = Software triggered reset occurs. Note: Write 1 to clear this bit.	R/W	0
[1]	PADRF	<b>External PAD Reset Flag</b> 0 = No reset from external reset pad. 1 = External PAD reset occurs. Note: Write 1 to clear this bit.	R/W	0
[0]	PORRF	<b>POR Reset Flag</b> 0 = No reset from Power-On Reset. 1 = Power-On Reset occurs. Note: Write 1 to clear this bit.	R/W	1

## 8.2. Clock Control Unit

The clock control unit has two clock sources:

- Low Speed Internal RC Oscillator 32KHz
- High Speed Internal RC Oscillator 48MHz

### 8.2.1. Clock Tree Diagram



**Register Map**

Base Address : 0x5000_1000				
Name	Description	Offset Address	Access	Reset value
CLK_AHBCKEN	AHB Peripherals Clock Enable Register	0x000	R/W	0x0000 0000
CLK_APBCKEN	APB Peripherals Clock Enable Register	0x010	R/W	0x0020 0000
CLK_AHBCKSEL0	AHB Peripherals Clock Selection 0 Register	0x020	R/W	0x0000 0000
CLK_CLKDIV	Clock Divider Register	0x040	R/W	0x0000 0000
CLK_CLKSTS	Clock Status Register	0x050	R	0x0000 0000

## Registers

## AHB Peripherals Clock Enable Register

AHB Peripherals Clock Enable Register								Address : 0x5000 1000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								TMR2CKEN TMR1CKEN TMR0CKEN
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--								SYSTICKEN --

Bit	Name	Description	Access	Reset value
[31:19]	--	Reserved	R	0
[18]	TMR2CKEN	Timer 2 Clock Enable 0 = Disabled 1 = Enabled	R/W	0
[17]	TMR1CKEN	Timer 1 Clock Enable 0 = Disabled 1 = Enabled	R/W	0
[16]	TMROCKEN	Timer 0 Clock Enable 0 = Disabled 1 = Enabled	R/W	0
[15:2]	--	Reserved	R	0
[1]	SYSTICKEN	SysTick External Clock Enable 0 = Disabled 1 = Enabled	R/W	0
[0]	--	Reserved	R	0

**APB Peripherals Clock Enable Register**

CLK_APBCKEN APB Peripherals Clock Enable Register								Address : 0x5000 1010
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--			CKOCKEN			--		
15	14	13	12	11	10	9	8	
--			I2C0CKEN			--		
7	6	5	4	3	2	1	0	
--								ADC0CKEN

Bit	Name	Description	Access	Reset value
[31:21]	--	Reserved	R	0
[20]	CKOCKEN	Clock Output Enable 0 = Disabled 1 = Enabled		
[19:13]	--	Reserved	R	0
[12]	I2C0CKEN	I2C Controller 0 Clock Enable 0 = Disabled 1 = Enabled	R/W	0
[11:1]	--	Reserved	R	0
[0]	ADC0CKEN	ADC Controller 0 Clock Enable 0 = Disabled 1 = Enabled	R/W	0

**AHB Peripherals Clock Selection 0 Register**
**CLK\_AHBCKSEL0 AHB Peripherals Clock Selection 0 Register**

Address : 0x5000 1020

31	30	29	28	27	26	25	24
--							
23	22	21	20	19	18	17	16
--							
15	14	13	12	11	10	9	8
--							
7	6	5	4	3	2	1	0
--	<b>STCKSEL</b>		--				

Bit	Name	Description	Access	Reset value
[31:6]	--	<b>Reserved</b>	R	0
[5:4]	<b>STCKSEL</b>	<b>SysTick External Clock Source Selection</b> 00 = HCLK/2. 01 = Reserved. 10 = LSIRC (Low Speed Internal RC) 11 = Reserved.	R/W	0
[3:0]	--	<b>Reserved</b>	R	0

**Clock Divider Register**

Clock Divider Register								Address : 0x5000 1040
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
STICKDIV								
7	6	5	4	3	2	1	0	--

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0
[15:8]	STICKDIV	External SysTick Clock Divider External SysTick clock = (Mux Output Clock) / (STICKDIV + 1)	R/W	0
[7:0]	--	Reserved	R	0

**Clock Status Register**

Clock Status Register								Address : 0x5000 1050	
31	30	29	28	27	26	25	24		
--								--	--
23	22	21	20	19	18	17	16		
--								--	--
15	14	13	12	11	10	9	8		
--								LSIRCRDY	HSIRCRDY

Bit	Name	Description	Access	Reset value
[31:2]	--	Reserved	R	0
[1]	LSIRCRDY	Low Speed Internal RC Ready Flag 0 = LSIRC is not ready. 1 = LSIRC is ready.	R	0
[0]	HSIRCRDY	High Speed Internal RC Ready Flag 0 = HSIRC is not ready. 1 = HSIRC is ready.	R	0

### 8.3. System Management Unit

The system management unit included user defined ID information, instruction fetch accelerator and some control setting.

#### Register Map

Base Address : 0x5000_0000				
Name	Description	Offset Address	Access	Reset value
SMU_SYSLOCK	System Control Signal Lock Register	0x000	R/W	0
SMU_PID	Produce ID Register	0x004	R	--

## Registers

### System Control Signal Lock Register

SMU_SYSLOCK System Control Signal Lock Register								Address : 0x5000 0000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								SysUnLOCK
7	6	5	4	3	2	1	0	
UnLOCK_KEY								

Bit	Name	Description	Access	Reset value
[31:9]	--	<b>Reserved</b>	R	0
[8]	<b>SysUnLOCK</b>	<b>UnLOCK Status</b> 0 = Lock. 1 = UnLock. Note: This bit status is based on UnLOCK_KEY operation.	R	0
[7:0]	<b>UnLOCK_KEY</b>	<b>Specified System Control UnLock Key</b> Write 0xAB and 0x12 to this UnLOCK_KEY consequently, the specified registers will be unlock, Note: If <b>SysUnLOCK</b> in unlocked state, write other words except 0x12 to UnLOCK_KEY, the specified registers will be locked. Specified Lock Protect Register as below <b>ACU_REG_CTRL</b> <b>ACU_RECT_CTRL</b>	R/W	0

### Product ID Register

Product ID Register								Address : 0x5000 0004
31	30	29	28	27	26	25	24	
PID								
23	22	21	20	19	18	17	16	
PID								
15	14	13	12	11	10	9	8	
PID								
7	6	5	4	3	2	1	0	
PID								

Bit	Name	Description	Access	Reset value
[31:0]	PID	Product ID of Chip	R	--


## 8.4. Interrupt Control Unit

Interrupt control unit include NMI interrupt source configuration, software interrupt request setting and external interrupt/event control. The external interrupt/event controller consists of up to 5 edge detectors in connectivity line devices. Each input line can be independently configured to select the trigger event (rising or falling or both or level) and generated event pulse when event control enabled.

### 8.4.1. NMI interrupts source selection

NMI interrupt source of GPMQ9103A can be configured as one of NVIC IRQ Numbers. The NMISRC are corresponded to NVIC IRQ Numbers.

### 8.4.2. External interrupt/event controller block diagram



#### Functional description

To generate the interrupt, the interrupt line should be configured and enabled. This is done by programming the trigger registers with the desired edge detection or level detection and by enabling the interrupt request by writing a '1' to the corresponding bit in the interrupt enable register. When the selected detection condition occurs on the external interrupt line, an interrupt request is generated.

To generate the event, the event line should be configured and enabled. This is done by programming the trigger registers with the desired edge detection or level detection and by enabling the event request by writing a '1' to the corresponding bit in the event enable register. When the selected detection condition occurs on the event line, an event pulse is generated.

An interrupt/event request can also be generated by software by writing a '1' in the software interrupt/event register.

**Register Map**

Base Address : 0x5000_4000				
Name	Description	Offset Address	Access	Reset value
ITU_NMICTRL	NMI Interrupt Control Register	0x000	R/W	0x0000 0000
ITU_IRQ	Interrupt Request Register	0x004	R/W	0x0000 0000
ITU_EXTIEN	External Interrupt Enable Register	0x010	R/W	0x0000 0000
ITU_EXTEEN	External Event Enable Register	0x014	R/W	0x0000 0000
ITU_EXTRHT	External Rising Edge / High Level Trigger Register	0x018	R/W	0x0000 0000
ITU_EXTFLT	External Falling Edge / Low Level Trigger Register	0x020	R/W	0x0000 0000
ITU_EXTIFLG	External Interrupt Flag Register	0x028	R/W1C	0x0000 0000
ITU_EXTEFLG	External Event Flag Register	0x02C	R/W1C	0x0000 0000
ITU_EXTSWIE	External Software Trigger Interrupt Event Register	0x030	R/W1C	0x0000 0000
ITU_EXTDEB	External De-bounce Enable Register	0x034	R/W	0x0000 0000

## Registers

### NMI Interrupt Control Register

ITU_NMICTRL NMI Interrupt Control Register								Address : 0x5000 4000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								<b>NMIEN</b>
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
<b>NMISRC</b>								

Bit	Name	Description	Access	Reset value
[31:17]	--	<b>Reserved</b>	R	0
[16]	<b>NMIEN</b>	<b>NMI Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[15:4]	--	<b>Reserved</b>	R	0
[3:0]	<b>NMISRC</b>	<b>NMI Source Selection</b> NMI Source numbers are referred to IRQ number of System Interrupt Vector Map.	R/W	0

**Interrupt Request Register**

Interrupt Request Register								Address : 0x5000 4004
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
IRQ								
7	6	5	4	3	2	1	0	
IRQ								

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R	0
[15:0]	IRQ	<p><b>Interrupt Request</b>  When the IRQ[n] is 0, setting IRQ[n] to 1 will generate an interrupt to Cortex™-M0 NVIC[n]  When the IRQ[n] is 1 (mean an interrupt is assert), setting 1 to the MCU_bit[n] will clear the interrupt and setting IRQ[n] 0 has no effect  Note: Refer to <b>ICSR. VECTACTIVE</b> to check the currently active exception.</p>	R/W	0

**External Interrupt Enable Register**

ITU_EXTIEN      External Interrupt Enable Register									Address : 0x5000 4010
31	30	29	28	27	26	25	24	--	
23	22	21	20	19	18	17	16	--	
15	14	13	12	11	10	9	8	--	
7	6	5	4	3	2	1	0	EXTIEN	
--									

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTIEN</b>	<b>External Input Interrupt Enable</b> Bit number of EXTIEN means corresponding port. 0 = External Interrupt request is disabled. 1 = External Interrupt request is enabled.	R/W	0

### External Input Event Mask Register

ITU_EXTEEN      External Input Event Enable Register								Address : 0x5000 4014
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--								EXTEEN

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTEEN</b>	<b>External Input Event Enable</b> Bit number of EXTEEN means corresponding port. 0 = External event request is disabled. 1 = External event request is enabled.	R/W	0

#### External Input Rising Edge / High Level Trigger Register

ITU_EXTRHT      External Input Rising Edge / High Level Trigger Register								Address : 0x5000 4018
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	EXTHT
7	6	5	4	3	2	1	0	--
								EXTRT

Bit	Name	Description	Access	Reset value
[31:21]	--	<b>Reserved</b>	R	0
[20:16]	<b>EXTHT</b>	<b>External Input High Level Trigger Enable</b> Bit number of EXTHT means corresponding port. 0 = External high level trigger is disabled. 1 = External high level trigger is enabled.	R/W	0
[15:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTRT</b>	<b>External Input Rising Trigger Enable</b> Bit number of EXTRT means corresponding port. 0 = External rising trigger is disabled. 1 = External rising trigger is enabled.	R/W	0

#### External Input Falling Edge / Low Level Trigger Register

ITU_EXTFLT      External Input Falling Edge / Low Level Trigger Register								Address : 0x5000 4020
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	EXTLT
7	6	5	4	3	2	1	0	--
								EXTFT

Bit	Name	Description	Access	Reset value
[31:21]	--	<b>Reserved</b>	R	0
[20:16]	<b>EXTLT</b>	<b>External Input Low Level Trigger Enable</b> Bit number of EXTLT means corresponding port. 0 = External low level trigger is disabled. 1 = External low level trigger is enabled.	R/W	0
[15:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTFT</b>	<b>External Input Falling Trigger Enable</b> Bit number of EXTFT means corresponding port. 0 = External falling trigger is disabled. 1 = External falling trigger is enabled.	R/W	0

### External Input Interrupt Flag Register

ITU_EXTIFLG      External Input Interrupt Flag Register								Address : 0x5000 4028
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--				EXTIFLG				

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTIFLG</b>	<b>External Interrupt Flag</b> Bit number of EXTIFLG means corresponding port. 0 = No trigger request occurred. 1 = Select request occurred. Note : Cleared by writing 1..	R/W1C	0

### External Event Flag Register

External Event Flag Register								Address : 0x5000 402C
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--								<b>EXTEFLG</b>

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTEFLG</b>	<b>External Event Flag</b> Bit number of EXTEFLG means corresponding port. 0 = No trigger request occurred. 1 = Select request occurred. Note: Cleared by writing 1.	R/W1C	0

#### External Software Interrupt Event Trigger Register

ITU_EXTSWIE      External Software Interrupt Event Trigger Register								Address : 0x5000 4030
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--								<b>EXTSWIE</b>

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4:0]	<b>EXTSWIE</b>	<b>External Software Interrupt Event Trigger</b> Bit number of EXT SWIE means corresponding port. 0 = No software trigger request occurred. 1 = Selected software request occurred. Note: Cleared by writing 1.	R/W1C	0

**External De-bounce Enable Register**

External De-bounce Enable Register								Address : 0x5000 4034
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								DEBSEL
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--								DEBEN

Bit	Name	Description	Access	Reset value
[31:19]	--	<b>Reserved</b>	R	0
		<b>External De-bounce Enable Flag</b> 000 = De-bounce window is 2 cycles of HSIRC 8MHz 001 = De-bounce window is 4 cycles of HSIRC 8MHz 010 = De-bounce window is 8 cycles of HSIRC 8MHz		
[18:16]	<b>DEBSEL</b>	011 = De-bounce window is 16 cycles of HSIRC 8MHz 100 = De-bounce window is 32 cycles of HSIRC 8MHz 101 = De-bounce window is 64 cycles of HSIRC 8MHz 110 = De-bounce window is 128 cycles of HSIRC 8MHz 111 = De-bounce window is 256 cycles of HSIRC 8MHz	R/W	0
[4:0]	<b>DEBEN</b>	<b>External De-bounce Enable Flag</b> Bit number of EXTDEB means corresponding port. 0 = External input de-bounce disabled. 1 = External input de-bounce enabled.	R/W	0

## 8.5. Analog Control Unit

### 8.5.1. Overview

Analog control unit is designed for some analog devices such as below description.

### 8.5.2. Internal RC

The HSIRC8M clock signal is generated from an internal 48 MHz RC Oscillator and can be used directly as a system clock.

The HSIRCRDY flag in the **CLK\_CLKSTS .HSIRCRDY** indicates if the high-speed external oscillator is stable or not.

### Register Map

Base Address : 0x5000_5000				
Name	Description	Offset Address	Access	Reset value
ACU_REG_CTRL	Regulator Control Register	0x000	R/W	0x0000 0000
ACU_RECT_CTRL	Synchronous Rectifier Control Register	0x010	R/W	0x0000 0000

## Registers

## Regulator Control Register

Regulator Control Register								Address : 0x5000 5000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--	--	--	--	VOUT_STS	VOUT_OCL	VOUT_OV		
15	14	13	12	11	10	9	8	
VOUT_MODE	LDOVOUT_CL		LDOVOUT_TURN		LDOVOUT_SEL		LDOVOUT_EN	
7	6	5	4	3	2	1	0	
--	--	LDO5V_OK	--	--	LDO5V_SEL			

Bit	Name	Description	Access	Reset value
[31:19]	--	Reserved	R	0
[18]	VOUT_STS	<b>VOUT Status.</b> 0 = VOUT OFF. 1 = VOUT ON.	R	0
[17]	VOUT_OCL	<b>VOUT Over Current Limit.</b> 0 = VOUT Source Current < LDOVOUT_CL 1 = VOUT Source Current > LDOVOUT_CL	R	0
[16]	VOUT_OV	<b>VOUT Over Voltage.</b> 0 = VOUT Voltage < (LDOVOUT_SEL * 1.25) 1 = VOUT Voltage > (LDOVOUT_SEL * 1.25)	R	0
[15]	VOUT_MODE	<b>VOUT Mode Selection. (Write Protect)</b> 0 = LDO Mode 1 = Switch Mode	R/W	0
[14:13]	LDOVOUT_CL	<b>LDOVOUT Current Limit Selection. (Write Protect)</b> 00 = 1A 01 = 1.5A 10 = 2A 11 = 0.5A	R/W	0
[12:11]	LDOVOUT_TURN	<b>LDOVOUT Output Voltage Fine Turn. (Write Protect)</b> 00 = 0% 01 = +2% 10 = +4% 11 = -2%	R/W	0
[10:9]	LDOVOUT_SEL	<b>LDOVOUT Output Voltage Selection. (Write Protect)</b> 00 = 5V 01 = 7V 10 = 9V 11 = 12V	R/W	0
[8]	LDOVOUT_EN	<b>LDOVOUT Enable (Write Protect)</b> 0 = Shut down 1 = Enable	R/W	0
[7:5]	--	Reserved	R	0
[4]	LDO5V_OK	<b>LDO5V Voltage Status</b> 0 = LDO5V voltage < LDO5V_UVLO 1 = LDO5V voltage > LDO5V_UVLO	R	0
[3:2]	--	Reserved	R	0
[1:0]	LDO5V_SEL	<b>LDO5V Output Voltage Selection (Write Protect)</b> 00 = 5.2V 01 = 4.5V 10 = 5.5V 11 = 5.0v	R/W	0

**Rectifier Control Register**

ACU_RECT_CTRL Rectifier Control Register								Address : 0x5000 5010
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	--
			RECT_OVP		RECT_MODE			VRECT_ITH

Bit	Name	Description	Access	Reset value
[31:13]	--	<b>Reserved</b>	R	0
[12]	<b>VRECT_OK</b>	<b>Rectifier Voltage Status</b> 0 = Rectifier voltage < RECT_UVLO 1 = Rectifier voltage > RECT_UVLO	R	0
[11]	<b>AC_ERR</b>	<b>Rectifier Error Status</b> 0 = Normal 1 = Rectifier Error Occurs  Note: If AC_ERR =1, do not turn on VOUT, and ask Tx to ping again.	R	0
[10]	<b>RECT_OVP</b>	<b>Rectifier Over Voltage Status</b> 0 = Rectifier voltage < RECT_OVP 1 = Rectifier voltage > RECT_OVP	R	0
[9]	<b>HS_STS</b>	<b>Rectifier high -side switch activation status</b> 0 = Off 1 = Activated.	R	0
[8]	<b>LS_STS</b>	<b>Rectifier low-side switch activation status</b> 0 = Off 1 = Activated.	R	0
[7:6]	--	<b>Reserved</b>	R	0
[5:4]	<b>RECT_OVP</b>	<b>Rectifier Over Voltage Protection Level Selection (Write Protect)</b> 00 = 15V 01 = 17V 10 = 19V 11 = 21V	R/W	0
[3:2]	<b>RECT_MODE</b>	<b>Rectifier Td, Vt mode selection. (Write Protect)</b> 00 = Trimmed Vt ; Td_ON=11, Td_OFF=00 01 = Trimmed Vt ; Trimmed Td 10 = Vt prone to be over ; Td_ON=11, Td_OFF=00 11 = Vt prone to be over ; Trimmed Td	R/W	0
[1:0]	<b>RECT_ITH</b>	<b>Rectifier high-side switch activated when IOUT &gt; ITH. (Write Protect)</b> 00 = 200mA 01 = 250mA 10 = 300mA 11 = 400mA	R/W	0

## 8.6. Non-Volatile Memory Controller


### 8.6.1. Overview

The GPMQ9103A has an embedded user-programmable non-volatile memory (NVM), also called OTP, for storage of user code and data. NVM of GPMQ9103A composed of Program Memory. Program Memory where is user application code stored.

### 8.6.2. Features

- Reading by word (4 Bytes)
- Erasing by page (512 Bytes)
- Embedded 16KB Program Memory

### 8.6.3. Block Diagram




### 8.6.4. Function Description

Non-volatile memory controller includes the memory organization, data memory, Boot mode selection, NVM program controller (NPEC) and User options.

### 8.6.5. Memory Organization

Memory organization consists of the Program memory, Boot memory and User option. After booting, the OTP memory will be alias to address 0x0 based on the boot mode selection.



### 8.6.6. User Option Memory

User Option Memory is user programmable configuration area for OTP security lock. It is loaded from user option memory to its corresponding control registers during chip power on.

### 8.6.7. NVM Program Controller

The NVM Program Controller (NPEC) block handles the program operations of the embedded user-programmable non-volatile memory (NVM).

An ongoing NVM operation will not block the CPU as long as the CPU does not access the OTP memory.

#### 8.6.7.1. Key values

The key values are as follows:

- RDPRT key != **0x0**
- KEY1 = **0xABCD5678**
- KEY2 = **0x1234FEDC**

RDPRT key is used for USER\_SLOCK register to block the OTP memory content be read out.

KEY1 and KEY2 are used to unlock some specified bits of NVM\_CTRL register.

#### 8.6.7.2. Unlocking the NPEC

After reset, the NPEC block is protected. The NVM\_CTRL register is not accessible in write mode. An unlocking sequence should be written to the NVM\_FSHKEY register to open up the NPEC block. This sequence consists of two write cycles, where two key values (KEY1 and KEY2) are written to the NVM\_FSHKEY address.


Any wrong sequence locks up the NPEC block and NVM\_CTRL register until the next reset. The NPEC block and NVM\_CTRL register can be locked by the user's software by writing then NVM\_LOCK bit of the NVM\_CTRL register to 1. In this case, the NPEC can be unlocked by writing the correct sequence of keys into NVM\_FSHKEY.

#### 8.6.7.3. Non Volatile Memory Programming

The program operation is started when the CPU writes a word into a program memory address with the NVM\_TYPE of the NVM\_CTRL register set in Program. During the programming, NVM\_BUSY bit set, the CPU will keep wait until the ongoing OTP memory programming is completed.

To program memory, the procedure as below should be followed:

Programming procedure



**Registers Map**

Base Address : 0x0F00_0000				
Name	Description	Offset Address	Access	Reset value
USER_OPT0	User Option 0 Control Register	0x000	W	--

Base Address : 0x5001_0000				
Name	Description	Offset Address	Access	Reset value
NVM_FSHKEY	OTP Update Key Register	0x000	R/W	0x0000 0000
NVM_CTRL	NVM Operation Control Register	0x008	R/W	0x0000 0001
NVM_STS	NVM Operation Status Register	0x010	R	0x0000 0000
NVM_UOPT0STS	User Option 0 Status	0x014	R	--

## Registers

### User Option0 Control Register

User Option0 Control Register								Address : 0x0100 3FF8
31	30	29	28	27	26	25	24	
USER_SLOCK								
23	22	21	20	19	18	17	16	
USER_SLOCK								
15	14	13	12	11	10	9	8	
USER_SLOCK								
7	6	5	4	3	2	1	0	
USER_SLOCK								

Bit	Name	Description	Access	Reset value
[31:0]	USER_SLOCK	<b>Security Lock Selection</b> 0x0 = OTP memory can be read out by ICE or writer. Others = OTP memory can't be read or written by ICE or writer.	R/W	--

## OTP Update Key Register

OTP Update Key Register								Address : 0x5001 0000
31	30	29	28	27	26	25	24	
NVM_FSHKEY								
23	22	21	20	19	18	17	16	
NVM_FSHKEY								
15	14	13	12	11	10	9	8	
NVM_FSHKEY								
7	6	5	4	3	2	1	0	
NVM_FSHKEY								

Bit	Name	Description	Access	Reset value
[31:0]	NVM_FSHKEY	<p><b>OTP Control Register Unlock Key</b></p> <p>Write 0xABCD5678 and 0x1234FEDC to NVM_FSHKEY in sequence, the NVM_CTRL registers will be unlock, all bit fields can be accessed.</p> <p>Note: When write other words to NVM_FSHKEY, the NVM_CTRL register will be reset and locked.</p>	R/W	0x0000 0000

**NVM Operation Control Register**

NVM_CTRL NVM Operation Control Register								Address : 0x5001 0008
31	30	29	28	27	26	25	24	
			--					
23	22	21	20	19	18	17	16	
			--					
15	14	13	12	11	10	9	8	
			--					
7	6	5	4	3	2	1	0	
			--					
								NVM_LOCK

Bit	Name	Description	Access	Reset value
[31:12]	--	Reserved	--	0
[11:8]	NVM_TYPE	<p><b>NVM Operation Type</b></p> <p>0000 = Idle or Read.</p> <p>0001 = Program</p> <p>Others = Reserved</p> <p>Note : NVM_TYPE writes access is available on writing the correct key sequence to the NVM_FSHKEY.</p> <p>Note : NVM Program Type only support 32-bit program, other data size will not affect occurs.</p>	R/W	0
[7:1]	--	Reserved	--	0
[0]	NVM_LOCK	<p><b>NVM_CTRL and NPEC status</b></p> <p>Write to 1 only.</p> <p>0 = Indicate the NVM_CTRL are unlocked.</p> <p>1 = Indicate the NVM_CTRL are locked.</p> <p>Note : This bit is reset by hardware after detecting the unlock sequence of NVM_FSKEY.</p>	R/W	1

### NVM Operation Status Register

NVM Operation Status Register								Address : 0x5001 0010
31	30	29	28	27	26	25	24	
23	22	21	20	19	18	17	16	
15	14	13	12	11	10	9	8	
7	6	5	4	3	2	1	0	NVM_BUSY

Bit	Name	Description	Access	Reset value
[31:1]	--	<b>Reserved</b>	--	0
[0]	<b>NVM_BUSY</b>	This indicates that a NVM operation is in progress. This is set on the beginning of a NVM operation and reset when the operation finishes or when an error occurs.	R	0

**NVM User Operation 0 Status**

NVM_UOPT0STS NVM User Operation 0 Status								Address : 0x5001 0014
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--		BOOT_STS						
7	6	5	4	3	2	1	0	
--								SLOCK_STS

Bit	Name	Description	Access	Reset value
[31:9]	--	Reserved	--	0
[13:12]	BOOT_STS	Boot Mode Status 1x = Boot from OTP Memory. Note : This field is reflect from <b>USER_OPT0.USER_BOOT</b> in Lock or unlock state.	R	--
[11:1]	--	Reserved	--	0
[0]	SLOCK_STS	Security Lock Status 0 = Security UnLock. 1 = Security Lock. Note : This field is reflect from <b>USER_OPT0.USER_SLOCK</b> in Lock or unlock state.	R	--

## 8.7. Timer

### 8.7.1. Overview

The GPMQ9103A incorporates a counter module, called TMU. The TMU unit is comprised of three 16 bit Timer slices, TMx (x=0,1,2). Each Timer Slice can work in compare or capture mode, TM2 don't support capture mode. In compare mode, one slice has a dedicated compare channels. In capture mode, one capture registers is available. Each TMx module supports one service request lines that can be triggered ADC conversion.

### 8.7.2. Features

Each TMU represents a combination of three timer slices that can work independently in compare or capture mode. The functions as below.

#### General Features


- 16-bit up, down, auto-reload counter
- 14 counter clock selected
- Shadow transfer for the period, compare channels
- An independent channels for:
  - Input Capture
  - Output Compare
- Programmable low pass filter for the capture mode inputs
- Normal timer mode

#### Additional features

- Interrupt generation on the following events:
  - Update: counter overflow/underflow
  - Input capture
  - Output compare

### 8.7.3. Block Diagram


Each TMx timer slice can operate independently for all the available modes.



TMU block diagram

### 8.7.4. Function Description

The input path of a TMU slice is comprised of a GPIO alternate. The output path contains an interrupt trigger event.



TMx slice block diagram


## Clock Selection

The counter clock can be provided by the following clock sources:

- HCLK
- IOSC\_8M
- IOSC\_32K

## Internal clock source

A TMx supports 13 internal clock sources. They consist of HCLK / 1~1024, internal 32K oscillator and internal 8M oscillator.



Internal clock source


## Counter Mode

### Up-counting mode


In up-counting mode, the counter counts from 0 to the setting value of **TMx\_TMR\_PLOAD.TMR\_PLOAD**, then timer restarts from 0 and generates a counter overflow event. When **TMx\_CTRL.TMR\_INTE** is set to 1, the TMx sends an Interrupt event to the CPU in addition to the overflow event.

If the user wants to update the **TMx\_TMR\_PLOAD.TMR\_PLOAD** data, it can be updated in two ways. First, when **TMx\_CTRL.PLD\_UPDATE** is set to 0, **TMx\_TMR\_PLOAD.TMR\_PLOAD** is updated to **TMx\_TMR\_PLOAD.TMR\_PLOADS** at timer overflow. **TMx\_TMR\_PLOAD.TMR\_PLOAD** and **TMx\_TMR\_PLOAD.TMR\_PLOADS** are updated at the same time when the CPU writes the update data if **TMx\_CTRL.PLD\_UPDATE** is set to 1.

The following figures show some examples of the counter behavior when **TMx\_TMR\_PLOAD.TMR\_PLOAD=0x5** and **0x6**.



Up-counting timing diagram with **TMx\_CTRL.PLD\_UPDATE=0**



Up-counting timing diagram with **TMx\_CTRL.PLD\_UPDATE=1**


**Note:** In counting mode, the timer slice of TMx only supports edge alignment mode.

#### Down-counting mode


In down-counting mode, the counter counts from the setting value of **TMx\_TMR\_PLOAD.TMR\_PLOAD** to 0, then timer restarts from **TMx\_TMR\_PLOAD.TMR\_PLOAD** and generates a counter underflow event. When **TMx\_CTRL.TMR\_INTE** is set to 1, the TMx sends an Interrupt event to the CPU in addition to the underflow event.

If the user wants to update the **TMx\_TMR\_PLOAD.TMR\_PLOAD** data, it can be updated in two ways. First, when **TMx\_CTRL.PLD\_UPDATE** is set to 0, **TMx\_TMR\_PLOAD.TMR\_PLOAD** is updated to **TMx\_TMR\_PLOAD.TMR\_PLOADS** at timer underflow. **TMx\_TMR\_PLOAD.TMR\_PLOAD** and **TMx\_TMR\_PLOAD.TMR\_PLOADS** are updated at the same time when the CPU writes the update data if **TMx\_CTRL.PLD\_UPDATE** is set to 1.

The following figures show some examples of the counter behavior when **TMx\_TMR\_PLOAD.TMR\_PLOAD**=0x5 and 0x6.



Down-counting timing diagram with **TMx\_CTRL.PLD\_UPDATE** =0




Down-counting timing diagram with **TMx\_CTRL.PLD\_UPDATE** =1

**Note:** In counting mode, the timer slice of TMx only supports edge alignment mode.



### Compare Mode

Each TMx supports 1 compare points (**TMx\_CCP.CCP**) to compare mode. This compare point has an enable signal to control the function on and off. In addition, it also has an interrupt enable and interrupt flag. When the value of timer is the same as **TMx\_CCP.CCP**, **TMx\_STS.CMP\_INTF** will be set to 1. If **TMx\_CTRL.CMP\_INTE** of relative channel is set to 1, TMx will issue an interrupt event to CPU. Figure 10-9 is a block diagram of compare mode.



The block diagram of compare mode

The following figures show some examples of the compare mode behavior when **TMx\_CTRL.CCP\_UPDATE=0x5** and **0x6**.



 Compare mode timing diagram with **TMx\_CTRL.CCP\_UPDATE=0**

 Compare mode timing diagram with **TMx\_CTRL.CCP\_UPDATE=1**

## Capture Mode

In capture mode, each TMx supports 1 capture channels (**TMx\_CCP.CCP**) to capture mode. Each capture channel has an enable signal to control the function on and off. In addition, it also has an interrupt enable and interrupt flag.


Figure 10-12 give an overview of one capture channel. The capture registers (**TMx\_CCP**) are used to latch the value of the counter after a transition detected by the corresponding GPx signal. When a capture occurs, the corresponding **TMx\_STS.CAP\_INTF** flag is set and an interrupt can be sent if they are enabled.

There are some cases where the user must pay special attention. If a capture occurs while the **TMx\_STS.CAP\_INTF** flag is already high, then the latest data will over write original data. In addition, **TMx\_STS.CAP\_INTF** can be cleared by software by writing it to '1'.




The block diagram of capture mode

Shows how to capture the counter value in **TMx\_CCP.CCP** when GP0[0] input rises.



Capture mode timing diagram with **TMx\_CTRL.CAP\_LPF\_SEL[1:0]=0**



Capture mode timing diagram with **TMx\_CTRL.CAP\_LPF\_SEL[1:0]=1**

**Register map**

Base Address : 0x5005_0000				
Name	Description	Offset Address	Access	Reset value
TM0_CTRL	Timer Control Register	0x000	R/W	0x0000 0000
TM0_STS	Timer Status Register	0x004	R/W	0x0000 0000
TM0_TMR_PLOADS	Timer Pre-Load Data Shadow Register	0x008	R/W	0x0000 0000
TM0_TMR_PLOAD	Timer Pre-Load Data Register	0x00C	R	0x0000 0000
TM0_TMR	Timer Actual Value Register	0x010	R	0x0000 0000
TM0_CCPS	Compare / Capture Value Shadow Register	0x014	R/W	0x0000 0000
TM0_CCAPV0	Compare / Capture Buffer 0 Value Register	0x018	R	0x0000 0000
TM0_CAPV1	Capture Buffer 1 Value Register	0x01C	R	0x0000 0000
TM0_CAPV2	Capture Buffer 2 Value Register	0x020	R	0x0000 0000
TM0_CAPV3	Capture Buffer 3 Value Register	0x024	R	0x0000 0000
TM0_MAVG	Capture Buffer Average Register	0x028	R	0x0000 0000

Base Address : 0x5005_1000				
Name	Description	Offset Address	Access	Reset value
TM1_CTRL	Timer Control Register	0x000	R/W	0x0000 0000
TM1_STS	Timer Status Register	0x004	R/W	0x0000 0000
TM1_TMR_PLOADS	Timer Pre-Load Data Shadow Register	0x008	R/W	0x0000 0000
TM1_TMR_PLOAD	Timer Pre-Load Data Register	0x00C	R	0x0000 0000
TM1_TMR	Timer Actual Value Register	0x010	R	0x0000 0000
TM1_CCPS	Compare / Capture Value Shadow Register	0x014	R/W	0x0000 0000
TM1_CCAPV0	Compare / Capture Buffer 0 Value Register	0x018	R	0x0000 0000
TM1_CAPV1	Capture Buffer 1 Value Register	0x01C	R	0x0000 0000
TM1_CAPV2	Capture Buffer 2 Value Register	0x020	R	0x0000 0000
TM1_CAPV3	Capture Buffer 3 Value Register	0x024	R	0x0000 0000
TM1_MAVG	Capture Buffer Average Register	0x028	R	0x0000 0000

Base Address : 0x5005_2000				
Name	Description	Offset Address	Access	Reset value
TM2_CTRL	Timer Control Register	0x000	R/W	0x0000 0000
TM2_STS	Timer Status Register	0x004	R/W	0x0000 0000
TM2_TMR_PLOADS	Timer Pre-Load Data Shadow Register	0x008	R/W	0x0000 0000
TM2_TMR_PLOAD	Timer Pre-Load Data Register	0x00C	R	0x0000 0000
TM2_TMR	Timer Actual Value Register	0x010	R	0x0000 0000
TM2_CMPS	Compare Value Shadow Register	0x014	R/W	0x0000 0000
TM2_CMP	Compare Value Register	0x018	R	0x0000 0000

## Registers

## Timer0/1 Control Register

<b>TM0_CTRL</b>	Timer Control Register							Address : 0x5005 0000
<b>TM1_CTRL</b>	Timer Control Register							Address : 0x5005 1000
31	30	29	28	27	26	25	24	
<b>CAPINT_MODE</b>	<b>CAP_EDGE</b>		<b>CAP_LPF_SEL</b>			<b>CAP_INTE</b>	<b>CAP_E</b>	
23	22	21	20	19	18	17	16	
<b>CAP_BUF_SEL</b>		<b>CCP_UPDATE</b>	<b>PLD_UPDATE</b>	--		<b>CMP_INTE</b>	<b>CMP_E</b>	
15	14	13	12	11	10	9	8	
<b>TMR_UDC_SEL</b>	<b>TMR_RST_SEL</b>	<b>TMR_MODE</b>	<b>TMR_INTE</b>	<b>TMR_CK_SRC</b>				
7	6	5	4	3	2	1	0	
--							<b>TMR_STR</b>	

Bit	Name	Description	Access	Reset value																		
[31]	<b>CAPINT_MODE</b>	<b>Capture interrupt mode selection bit</b> 0 = Interrupt asserted when every capture signal triggered. 1 = Interrupt asserted when capture buffer index full.	R/W	0x0																		
[30]	--	<b>Reserved</b>	R	0x0																		
[30:29]	<b>CAP_EDGE</b>	<b>Capture channel sample edge selection bits</b>  <table border="1"> <tr> <td>CAP_EDGE</td> <td>Capture Edge</td> </tr> <tr> <td>00</td> <td>NO Action</td> </tr> <tr> <td>01</td> <td>Rising Edge</td> </tr> <tr> <td>10</td> <td>Falling Edge</td> </tr> <tr> <td>11</td> <td>Both Edge</td> </tr> </table>	CAP_EDGE	Capture Edge	00	NO Action	01	Rising Edge	10	Falling Edge	11	Both Edge	R/W	0x0								
CAP_EDGE	Capture Edge																					
00	NO Action																					
01	Rising Edge																					
10	Falling Edge																					
11	Both Edge																					
[28:26]	<b>CAP_LPF_SEL</b>	<b>Low pass filter selection bits</b>  <table border="1"> <tr> <td>CAP_LPF_SEL</td> <td>Filter Cycles (HCLK)</td> </tr> <tr> <td>000</td> <td>LPF is disable</td> </tr> <tr> <td>001</td> <td>4 Clock Cycles</td> </tr> <tr> <td>010</td> <td>16 Clock Cycles</td> </tr> <tr> <td>011</td> <td>48 Clock Cycles</td> </tr> <tr> <td>100</td> <td>60 Clock Cycles</td> </tr> <tr> <td>101</td> <td>72 Clock Cycles</td> </tr> <tr> <td>110</td> <td>96 Clock Cycles</td> </tr> <tr> <td>111</td> <td>120 Clock Cycles</td> </tr> </table>	CAP_LPF_SEL	Filter Cycles (HCLK)	000	LPF is disable	001	4 Clock Cycles	010	16 Clock Cycles	011	48 Clock Cycles	100	60 Clock Cycles	101	72 Clock Cycles	110	96 Clock Cycles	111	120 Clock Cycles	R/W	0x0
CAP_LPF_SEL	Filter Cycles (HCLK)																					
000	LPF is disable																					
001	4 Clock Cycles																					
010	16 Clock Cycles																					
011	48 Clock Cycles																					
100	60 Clock Cycles																					
101	72 Clock Cycles																					
110	96 Clock Cycles																					
111	120 Clock Cycles																					
[25]	<b>CAP_INTE</b>	<b>Capture mode interrupt enable bits.</b> 0 = disable 1 = enable	R/W	0x0																		
[24]	<b>CAP_E</b>	<b>Capture mode enable bits.</b> 0 = disable 1 = enable	R/W	0x0																		
[23:22]	<b>CAP_BUF_SEL</b>	<b>Capture value buffer selection bits.</b> 00 = Store the <b>TMR</b> value to CCAPV0. 01 = Store the <b>TMR</b> value to CCAPV0, CAPV1 by sequence. 10 = Store the <b>TMR</b> value to CCAPV0, CAPV1/2 by sequence 11 = Store the <b>TMR</b> value to CCAPV0, CAPV1/2/3 by sequence	R/W	0x0																		

Bit	Name	Description	Access	Reset value																								
[21]	CCP_UPDATE	<b>Compare data update policy</b> 0 = The <b>TM0_CCP.CCP</b> will be updated while timer is started or timer over/under flow occurred. 1 = The <b>TM0_CCP.CCP</b> will be updated immediately while CPU write data into <b>TM0_CCP.CCP</b> .	R/W	0x0																								
[20]	PLD_UPDATE	<b>Timer pre-load data update policy</b> 0 = The <b>TM0_TMR_PLOAD.TMR_PLOAD</b> will be updated while timer is over/under flow occurred. 1 = The <b>TM0_TMR_PLOAD.TMR_PLOAD</b> will be updated immediately while CPU write data into <b>TM0_TMR_PLOADS.TMR_PLOADS</b> .	R/W	0x0																								
[19:18]	--	<b>Reserved</b>	R/W	0x0																								
[17]	CMP_INTE	<b>Compare mode interrupt enable bits.</b> 0 = disable 1 = enable	R/W	0x0																								
[16]	CMP_E	<b>Compare mode enable bits.</b> 0 = disable 1 = enable	R/W	0x0																								
[15]	TMR_UDC_SEL	<b>Timer up / down count selection bit</b> 0 = down count 1 = up count	R/W	0x0																								
[14]	TMR_RST_SEL	<b>Timer value reset scheme selection bit</b> 0 = When TMR value overflow or underflow. 1 = When TMR value overflow or underflow or capture trigger occurs.	R/W	0x0																								
[13]	TMR_MODE	<b>Timer operating mode selection bits</b> <table border="1"> <tr> <td>TMR_MODE</td> <td>Timer Mode</td> </tr> <tr> <td>0</td> <td>Counter / Compare Mode</td> </tr> <tr> <td>1</td> <td>Capture Mode</td> </tr> </table>	TMR_MODE	Timer Mode	0	Counter / Compare Mode	1	Capture Mode	R/W	0x0																		
TMR_MODE	Timer Mode																											
0	Counter / Compare Mode																											
1	Capture Mode																											
[12]	TMR_INTE	<b>Timer interrupts enable bit</b> 0 = disable 1 = enable <b>Note:</b> This bit is used to gate interrupt signal that indicates counter is overflow, underflow or greater than <b>TM0_TMR_PLOAD.TMR_PLOAD</b> value.	R/W	0x0																								
[11:8]	TMR_CK_SRC[3:0]	<b>Timer input clock source selection bits</b> <table border="1"> <tr> <td>TMR_CK_SRC[3:0]</td> <td>Clock Source</td> </tr> <tr> <td>0000</td> <td>HCLK</td> </tr> <tr> <td>0001</td> <td>HCLK / 2</td> </tr> <tr> <td>0010</td> <td>HCLK / 4</td> </tr> <tr> <td>0011</td> <td>HCLK / 8</td> </tr> <tr> <td>0100</td> <td>HCLK / 16</td> </tr> <tr> <td>0101</td> <td>HCLK / 32</td> </tr> <tr> <td>0110</td> <td>HCLK / 64</td> </tr> <tr> <td>0111</td> <td>HCLK / 128</td> </tr> <tr> <td>1000</td> <td>HCLK / 256</td> </tr> <tr> <td>1001</td> <td>HCLK / 512</td> </tr> <tr> <td>1010</td> <td>HCLK / 1024</td> </tr> </table>	TMR_CK_SRC[3:0]	Clock Source	0000	HCLK	0001	HCLK / 2	0010	HCLK / 4	0011	HCLK / 8	0100	HCLK / 16	0101	HCLK / 32	0110	HCLK / 64	0111	HCLK / 128	1000	HCLK / 256	1001	HCLK / 512	1010	HCLK / 1024	R/W	0x0
TMR_CK_SRC[3:0]	Clock Source																											
0000	HCLK																											
0001	HCLK / 2																											
0010	HCLK / 4																											
0011	HCLK / 8																											
0100	HCLK / 16																											
0101	HCLK / 32																											
0110	HCLK / 64																											
0111	HCLK / 128																											
1000	HCLK / 256																											
1001	HCLK / 512																											
1010	HCLK / 1024																											

Bit	Name	Description		Access	Reset value
		1011	HCLK		
		1100	IOSC32K		
		1101	IOSC8M		
		1110 ~ 1111	HCLK		
[7:1]	--	<b>Reserved</b>		R/W	0x00
[0]	<b>TMR_STR</b>	<b>Timer start bit</b> 0 = disable 1 = enable		R/W	0x0

## Timer2 Control Register

TM2_CTRL Timer Control Register								Address : 0x5005 2000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--		CCP_UPDATE	PLD_UPDATE	--		CMP_INTE	CMP_E	
15	14	13	12	11	10	9	8	
TMR_UDC_SEL_L	--		TMR_INTE	TMR_CK_SRC				
7	6	5	4	3	2	1	0	
--								TMR_STR

Bit	Name	Description	Access	Reset value												
[31:22]	--	Reserved	R	0x0												
[21]	CCP_UPDATE	<b>Compare data update policy</b> 0 = The TM0_CCP.CCP will be updated while timer is started or timer over/under flow occurred. 1 = The TM0_CCP.CCP will be updated immediately while CPU write data into TM0_CCP.CCP.	R/W	0x0												
[20]	PLD_UPDATE	<b>Timer pre-load data update policy</b> 0 = The TM0_TMR_PLOAD.TMR_PLOAD will be updated while timer is over/under flow occurred. 1 = The TM0_TMR_PLOAD.TMR_PLOAD will be updated immediately while CPU write data into TM0_TMR_PLOADS.TMR_PLOADS.	R/W	0x0												
[19:18]	--	Reserved	R	0x0												
[17]	CMP_INTE	<b>Compare mode interrupt enable bits.</b> 0 = disable 1 = enable	R/W	0x0												
[16]	CMP_E	<b>Compare mode enable bits.</b> 0 = disable 1 = enable	R/W	0x0												
[15]	TMR_UDC_SEL	<b>Timer up / down count selection bit</b> 0 = down count 1 = up count	R/W	0x0												
[14:13]	--	Reserved	R	0x0												
[12]	TMR_INTE	<b>Timer interrupts enable bit</b> 0 = disable 1 = enable <b>Note:</b> This bit is used to gate interrupt signal that indicates counter is overflow, underflow or greater than TM0_TMR_PLOAD.TMR_PLOAD value.	R/W	0x0												
[11:8]	TMR_CK_SRC[3:0]	<b>Timer input clock source selection bits</b> <table border="1"> <tr> <td>TMR_CK_SRC[3:0]</td><td>Clock Source</td></tr> <tr> <td>0000</td><td>HCLK</td></tr> <tr> <td>0001</td><td>HCLK / 2</td></tr> <tr> <td>0010</td><td>HCLK / 4</td></tr> <tr> <td>0011</td><td>HCLK / 8</td></tr> <tr> <td>0100</td><td>HCLK / 16</td></tr> </table>	TMR_CK_SRC[3:0]	Clock Source	0000	HCLK	0001	HCLK / 2	0010	HCLK / 4	0011	HCLK / 8	0100	HCLK / 16	R/W	0x0
TMR_CK_SRC[3:0]	Clock Source															
0000	HCLK															
0001	HCLK / 2															
0010	HCLK / 4															
0011	HCLK / 8															
0100	HCLK / 16															

Bit	Name	Description	Access	Reset value
		0101 HCLK / 32 0110 HCLK / 64 0111 HCLK / 128 1000 HCLK / 256 1001 HCLK / 512 1010 HCLK / 1024 1011 HCLK 1100 IOSC32K 1101 IOSC8M 1110 ~ 1111 HCLK		
[7:1]	--	<b>Reserved</b>	R	0x00
[0]	TMR_STR	<b>Timer start bit</b> 0 = disable 1 = enable	R/W	0x0

**TimerX Status Register**

<b>TM0_STS</b>	<b>Timer Status Register</b>								<b>Address : 0x5005 0004</b>
<b>TM1_STS</b>	<b>Timer Status Register</b>								<b>Address : 0x5005 1004</b>
<b>TM2_STS</b>	<b>Timer Status Register</b>								<b>Address : 0x5005 2004</b>
31	30	29	28	27	26	25	24		
--									
23	22	21	20	19	18	17	16		
--									
15	14	13	12	11	10	9	8		
--									
7	6	5	4	3	2	1	0		
--					<b>CAP_INTF</b>	<b>CMP_INTF</b>	<b>TMR_INTF</b>		

Bit	Name	Description	Access	Reset value
[31:3]	--	<b>Reserved</b>	R/W	0x00
[2]	<b>CAP_INTF</b>	<p><b>Capture mode interrupt flag.</b></p> <p>read :</p> <p>0 = no capture event triggered 1 = capture event triggered</p> <p>write :</p> <p>0 = no effect 1 = clear this bit</p> <p><b>Note :</b> Timer 2 doesn't support this flag.</p>	R/W	0x0
[1]	<b>CMP_INTF</b>	<p><b>Compare mode interrupt flag.</b></p> <p>read :</p> <p>0 = no counting equivalent triggered 1 = counting equivalent triggered</p> <p>write :</p> <p>0 = no effect 1 = clear this bit</p>	R/W	0x0
[0]	<b>TMR_INTF</b>	<p><b>Timer overflow/underflow interrupts flag</b></p> <p>read :</p> <p>0 = idle / busy 1 = timer interrupt triggered</p> <p>write :</p> <p>0 = no effect 1 = clear this bit</p> <p><b>Note:</b> This bit will be triggered when counter is overflow, underflow or greater than <b>TM0_TMR_PLOAD.TMR_PLOAD</b> value.</p>	R/W	0x0

#### TimerX Pre-Load Data Shadow Register

<b>TM0_TMR_PLOADS</b>	Timer Pre-Load Data Shadow Register							Address : 0x5005 0008
<b>TM1_TMR_PLOADS</b>	Timer Pre-Load Data Shadow Register							Address : 0x5005 1008
<b>TM2_TMR_PLOADS</b>	Timer Pre-Load Data Shadow Register							Address : 0x5005 2008
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>TMR_PLOADS[15:8]</b>								
7	6	5	4	3	2	1	0	
<b>TMR_PLOADS[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R/W	0x0000
[15:0]	<b>TMR_PLOADS</b>	Timer pre-load data or PWM period data shadow register	R/W	0x0000

**TimerX Pre-Load Data Register**

<b>TM0_TMR_PLOAD</b>	Timer Pre-Load Data Register	Address : 0x5005 000C
<b>TM1_TMR_PLOAD</b>	Timer Pre-Load Data Register	Address : 0x5005 100C
<b>TM2_TMR_PLOAD</b>	Timer Pre-Load Data Register	Address : 0x5005 200C
31      30      29      28      27      26      25      24		
--		
23      22      21      20      19      18      17      16		
--		
15      14      13      12      11      10      9      8		
<b>TMR_PLOAD[15:8]</b>		
7      6      5      4      3      2      1      0		
<b>TMR_PLOAD[7:0]</b>		

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R/W	0x0000
[15:0]	<b>TMR_PLOAD</b>	<p>Timer pre-load data or PWM period data register</p> <p><b>Note:</b> The <b>TMx_TMR_PLOAD.TMR_PLOAD</b> will be filled in <b>TMx_TMR.TMR</b> when <b>TMx_TMR.TMR</b> is underflow and <b>TMx_CTRL.TMR_UDC_SEL</b> is set to 1. Simultaneously, <b>TMx_CTRL.TMR_MODE</b> is set as counter, compare or capture mode, unless <b>TMx_CTRL.TMR_ALIGN_TYPE</b> is set as one shot mode.</p>	R	0x0000

#### TimerX Counter Value Register

<b>TM0_TMR</b>	Timer Counter Value Register							Address : 0x5005 0010
<b>TM1_TMR</b>	Timer Counter Value Register							Address : 0x5005 1010
<b>TM2_TMR</b>	Timer Counter Value Register							Address : 0x5005 2010
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>TMR[15:8]</b>								
7	6	5	4	3	2	1	0	
<b>TMR[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R/W	0x0000
[15:0]	<b>TMR</b>	Timer actual value	R	0x0000

**TimerX Compare / Capture Value Shadow Register**

<b>TM0_CCPS</b>	Compare / Capture Value Shadow Register							Address : 0x5005 0014
<b>TM1_CCPS</b>	Compare / Capture Value Shadow Register							Address : 0x5005 1014
<b>TM2_CMPS</b>	Compare Value Shadow Register							Address : 0x5005 2014
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>CCPS[15:8]</b>								
7	6	5	4	3	2	1	0	
<b>CCPS[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R/W	0x0000
[15:0]	<b>CCPS</b>	<p><b>Compare / Capture value shadow register</b></p> <p><b>Note:</b> In center align mode, These bits are employed when the counter is counted down. In addition, edge align mode will be used too.</p> <p><b>Note:</b> Timer 2 doesn't support capture function.</p>	R/W	0x0000

**TimerX Compare / Capture Buffer 0 Value Register**

<b>TM0_CCAPV0</b>	<b>Compare / Capture Buffer 0 Value Register</b>							Address : 0x5005 0018
<b>TM1_CCAPV0</b>	<b>Compare / Capture Buffer 0 Value Register</b>							Address : 0x5005 1018
<b>TM2_CMP</b>	<b>Compare Value Register</b>							Address : 0x5005 2018
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>CCAP0[15:8]/</b>								
7	6	5	4	3	2	1	0	
<b>CCAP0[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R/W	0x0000
[15:0]	<b>CCAP</b>	<p><b>Compare / Capture value register</b></p> <p>In compare mode, these bits are employed as compare data. In PWM mode, these bits are employed as PWM duty. In capture mode, these bits are used to latch <b>TMx_TMR.TMR</b> data.</p> <p><b>Note:</b> In center align mode, These bits are employed when the counter is counted down. In addition, edge align mode will be used too.</p> <p><b>Note:</b> Timer 2 doesn't support capture function.</p>	R	0x0000

**TimerX Capture Buffer 1 Value Register**
**TM0\_CAPV1**      **Capture Buffer 0 Value Register**

Address : 0x5005 001C

**TM1\_CAPV1**      **Capture Buffer 0 Value Register**

Address : 0x5005 101C

31	30	29	28	27	26	25	24
--	--	--	--	--	--	--	--
23	22	21	20	19	18	17	16
--							
15	14	13	12	11	10	9	8
CAPV1[15:8]							
7	6	5	4	3	2	1	0
CAPV1[7:0]							

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R/W	0x0000
[15:0]	<b>CAPV1</b>	<p><b>Capture value register</b></p> <p>In compare mode, these bits are employed as compare data. In PWM mode, these bits are employed as PWM duty. In capture mode, these bits are used to latch <b>TMx_TMR.TMR</b> data.</p> <p><b>Note:</b> In center align mode, These bits are employed when the counter is counted down. In addition, edge align mode will be used too.</p> <p><b>Note:</b> Timer 2 doesn't support capture function.</p>	R	0x0000

## TimerX Capture Buffer 2 Value Register

<b>TM0_CAPV2</b>	Capture Buffer 2 Value Register							<b>Address : 0x5005 0020</b>
<b>TM1_CAPV2</b>	Capture Buffer 2 Value Register							<b>Address : 0x5005 1020</b>
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>CAPV2[15:8]</b>								
7	6	5	4	3	2	1	0	
<b>CAPV2[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R/W	0x0000
[15:0]	<b>CAPV2</b>	<p><b>Capture value register</b></p> <p>In compare mode, these bits are employed as compare data. In PWM mode, these bits are employed as PWM duty. In capture mode, these bits are used to latch <b>TMx_TMR.TMR</b> data.</p> <p><b>Note:</b> In center align mode, These bits are employed when the counter is counted down. In addition, edge align mode will be used too.</p> <p><b>Note:</b> Timer 2 doesn't support capture function.</p>	R	0x0000

## TimerX Capture Buffer 3 Value Register

<b>TM0_CAPV3</b>	Capture Buffer 3 Value Register							<b>Address : 0x5005 0024</b>
<b>TM1_CAPV3</b>	Capture Buffer 3 Value Register							<b>Address : 0x5005 1024</b>
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
<b>CAPV3[15:8]</b>								
7	6	5	4	3	2	1	0	
<b>CAPV3[7:0]</b>								

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R/W	0x0000
[15:0]	<b>CAPV3</b>	<p><b>Capture value register</b></p> <p>In compare mode, these bits are employed as compare data. In PWM mode, these bits are employed as PWM duty. In capture mode, these bits are used to latch <b>TMx_TMR.TMR</b> data.</p> <p><b>Note:</b> In center align mode, These bits are employed when the counter is counted down. In addition, edge align mode will be used too.</p> <p><b>Note:</b> Timer 2 doesn't support capture function.</p>	R	0x0000

### TimerX Capture Buffer Average Value Register

**TM0\_MAVG**      Capture Buffer Average Value Register      Address : 0x5005 0028

**TM1\_MAVG**      Capture Buffer Average Value Register      Address : 0x5005 1028

31	30	29	28	27	26	25	24
--	--	--	--	--	--	--	--
23	22	21	20	19	18	17	16
--							
15	14	13	12	11	10	9	8
MAVG[15:8]							
7	6	5	4	3	2	1	0
MAVG[7:0]							

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R/W	0x0000
[15:0]	<b>MAVG</b>	Capture Buffer Average value register  $MVAG = \frac{CCAPV0 + CAPV1 + CAPV2 + CAPV3}{4}$	R	0x0000

## 8.8. General-purpose and Alternate-function I/O (GPIOs and AFIOs)


### 8.8.1. Overview

The GPMQ9103A has up to 5 general purpose I/O ports and it could be shared with other alternated function depending on the IO configuration.

### 8.8.2. Features

- ◆ Each of the general-purpose I/O ports can be individually configured by software in several modes:
  - Input floating
  - Input pull-up
  - Input-pull-down
  - Analog
  - Output open-drain
  - Output push-pull
  - Alternate function open-drain
  - Alternate function push-pull
- ◆ Schmitt trigger input
- ◆ I/O ports can be configured as interrupt source


### 8.8.3. Block Diagram



#### 8.8.4. Input Mode

When the I/O port is configured as Input mode


- The output buffer will be disabled
- Schmitt input type support
- The weak pull-up and pull-down resistors are activated or not depending on input configuration (pull-up, pull-down or floating)
- The I/O status in Input data register is sampled by every HCLK cycle.



### 8.8.5. Output Mode

When the I/O port is configured as output mode


- A "0" in output data register or alternate output data will make I/O port in low, "1" will make I/O port in high.
- Schmitt input type support
- The weak pull-up and pull-down resistors are disabled.
- The I/O status in Input data register is sampled by every HCLK cycle.



### 8.8.6. Open Drain Mode

When the I/O port is configured as open drain mode


- A "1" in output data register or alternate output data will make I/O port in low, "0" will make the I/O port in floating.
- Schmitt input type support
- The weak pull-up and pull-down resistors are disabled.
- The I/O status in Input data register is sampled by every HCLK cycle.



### 8.8.7. Alternate Function Mode

When the I/O port is configured as Alternate function mode


- The output data will be configured to alternate output data.
- I/O port direction configured by alternate function.
- Schmitt input type support
- The weak pull-up and pull-down resistors could be configured by software.
- The I/O status in Input data register is sampled by every HCLK cycle.



### 8.8.8. Analog Mode

When the I/O port is configured as Alternate function with analog signal mode

- The output buffer will be disabled
- Schmitt are disabled, input data register always read as 0.
- The weak pull-up and pull-down resistors are disabled.



### 8.8.9. External interrupt

All ports have external interrupt capability. To use external interrupt lines, the port must be configured in input mode.

### 8.8.10. GPIO mode configuration

Configuration mode		Px_CFG	Px_PULL	Px_IMODE
General purpose output	Push-pull	01	00	--
	Open-drain	10	00	--
Alternate function output	Push-pull	01	00	--
	Open-drain	10	00	--
Input	Input pull-up	00	10	--
	Input pull-down	00	01	--
	Input floating	00	00	--
	Analog	00	00	1x

**Register Map**

Base Address : 0x5102_0000				
Name	Description	Offset Address	Access	Reset value
P0_CFG	GPIO0 Mode Configuration Register	0x000	R/W	0x0000 0000
P0_PULL	GPIO0 Pull-up/Pull-down Resistor Configuration Register	0x004	R/W	0x0000 0000
P0_IMODE	GPIO0 Input Mode Configuration Register	0x008	R/W	0x0000 0000
P0_IDR	GPIO0 Input Data Register	0x010	R	--
P0_ODR	GPIO0 Output Data Register	0x014	R/W	0x0000 0000
P0_ODMSK	GPIO0 Output Data Bit Write Mask Configuration Register	0x018	R/W	0x0000 0000
P0_ALTO	GPIO0 Alternate Mode Configuration Register	0x030	R/W	0x0000 0000
P0n_BCTL n=0...4	GPIO0.n Bit Control Register	0x100+(0X4 * n)	R/W	0x0000 0000

## Registers

### GPIOx Mode Configuration Register

GPIO0 Mode Configuration Register								Address : 0x5102 0000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	Px4_CFG
--								
7	6	5	4	3	2	1	0	Px0_CFG
Px3_CFG		Px2_CFG		Px1_CFG		Px0_CFG		

Bit	Name	Description	Access	Reset value
[31:10]	--	Reserved	R	0
[9:8]	Px4_CFG	<b>GPIO Px.4 Mode Configuration</b> 00 = Input Mode 01 = Push-pull output Mode. 10 = Open Drain Mode 11 = Reserved.	R/W	0
[7:6]	Px3_CFG	<b>GPIO Px.3 Mode Configuration</b> 00 = Input Mode 01 = Push-pull output Mode. 10 = Open Drain Mode 11 = Reserved.	R/W	0
[5:4]	Px2_CFG	<b>GPIO Px.2 Mode Configuration</b> 00 = Input Mode 01 = Push-pull output Mode. 10 = Open Drain Mode 11 = Reserved.	R/W	0
[3:2]	Px1_CFG	<b>GPIO Px.1 Mode Configuration</b> 00 = Input Mode 01 = Push-pull output Mode. 10 = Open Drain Mode 11 = Reserved.	R/W	0
[1:0]	Px0_CFG	<b>GPIO Px.0 Mode Configuration</b> 00 = Input Mode 01 = Push-pull output Mode. 10 = Open Drain Mode 11 = Reserved.	R/W	0

**GPIOX Pull-up/Pull-down Resistor Configuration Register**

GPIO0 Pull-up/Pull-down Resistor Configuration Register								Address : 0x5102 0004
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	Px4_PULL
Px3_PULL		Px2_PULL		Px1_PULL		Px0_PULL		

Bit	Name	Description	Access	Reset value
[31:10]	--	Reserved	R	0
[9:8]	Px4_PULL	<b>GPIO Px.4 Pull-up/Pull-down Resistor Configuration</b> 00 = Floating 01 = Pull-Down. 10 = Pull-Up 11 = Reserved.	R/W	0
[7:6]	Px3_PULL	<b>GPIO Px.3 Pull-up/Pull-down Resistor Configuration</b> 00 = Floating 01 = Pull-Down. 10 = Pull-Up 11 = Reserved..	R/W	0
[5:4]	Px2_PULL	<b>GPIO Px.2 Pull-up/Pull-down Resistor Configuration</b> 00 = Floating 01 = Pull-Down. 10 = Pull-Up 11 = Reserved.	R/W	0
[3:2]	Px1_PULL	<b>GPIO Px.1 Pull-up/Pull-down Resistor Configuration</b> 00 = Floating 01 = Pull-Down. 10 = Pull-Up 11 = Reserved.	R/W	0
[1:0]	Px0_PULL	<b>GPIO Px.0 Pull-up/Pull-down Resistor Configuration</b> 00 = Floating 01 = Pull-Down. 10 = Pull-Up 11 = Reserved..	R/W	0

**GPIOx Input Mode Configuration Register**

GPIO0 Input Mode Configuration Register								Address : 0x5102 0008
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	Px4_IMODE
Px3_IMODE		Px2_IMODE		Px1_IMODE		Px0_IMODE		

Bit	Name	Description	Access	Reset value
[31:10]	--	Reserved	R	0
[9:8]	Px4_IMODE	<b>GPIO Px.4 Input Mode Configuration</b> 00 = Schmitt Trigger input 1x = Input Disable, IDR always read 0.	R/W	0
[7:6]	Px3_IMODE	<b>GPIO Px.3 Input Mode Configuration</b> 00 = Schmitt Trigger input 1x = Input Disable, IDR always read 0.	R/W	0
[5:4]	Px2_IMODE	<b>GPIO Px.2 Input Mode Configuration</b> 00 = Schmitt Trigger input 1x = Input Disable, IDR always read 0.	R/W	0
[3:2]	Px1_IMODE	<b>GPIO Px.1 Input Mode Configuration</b> 00 = Schmitt Trigger input 1x = Input Disable, IDR always read 0.	R/W	0
[1:0]	Px0_IMODE	<b>GPIO Px.0 Input Mode Configuration</b> 00 = Schmitt Trigger input 1x = Input Disable, IDR always read 0.	R/W	0

**GPIOX Input Data Register**

GPIO0 Input Data Register								Address : 0x5102 0010
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
--			Px4_INV	Px3_INV	Px2_INV	Px1_INV	Px0_INV	
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	--
--			Px4_IDR	Px3_IDR	Px2_IDR	Px1_IDR	Px0_IDR	

Bit	Name	Description	Access	Reset value
[31:21]	--	<b>Reserved</b>	R	0
[20]	<b>Px4_INV</b>	<b>GPIO Px.4 Input Inversed</b> 0 = Px4_IDR equals to the corresponding port status 1 = Px4_IDR inverse the corresponding port status	R/W	0
[19]	<b>Px3_INV</b>	<b>GPIO Px.3 Input Inversed</b> 0 = Px3_IDR equals to the corresponding port status 1 = Px3_IDR inverse the corresponding port status	R/W	0
[18]	<b>Px2_INV</b>	<b>GPIO Px.2 Input Inversed</b> 0 = Px2_IDR equals to the corresponding port status 1 = Px2_IDR inverse the corresponding port status	R/W	0
[17]	<b>Px1_INV</b>	<b>GPIO Px.1 Input Inversed</b> 0 = Px1_IDR equals to the corresponding port status 1 = Px1_IDR inverse the corresponding port status	R/W	0
[16]	<b>Px0_INV</b>	<b>GPIO Px.0 Input Inversed</b> 0 = Px0_IDR equals to the corresponding port status 1 = Px0_IDR inverse the corresponding port status	R/W	0
[15:5]	--	<b>Reserved</b>	R	0
[4]	<b>Px4_IDR</b>	<b>GPIO Px.4 Input Data</b> This bit is read only and the bit contain reflect or inverse the port status.	R	--
[3]	<b>Px3_IDR</b>	<b>GPIO Px.3 Input Data</b> This bit is read only and the bit contain reflect or inverse the port status.	R	--
[2]	<b>Px2_IDR</b>	<b>GPIO Px.2 Input Data</b> This bit is read only and the bit contain reflect or inverse the port status.	R	--
[1]	<b>Px1_IDR</b>	<b>GPIO Px.1 Input Data</b> This bit is read only and the bit contain reflect or inverse the port status.	R	--
[0]	<b>Px0_IDR</b>	<b>GPIO Px.0 Input Data</b> This bit is read only and the bit contain reflect or inverse the port status.	R	--

**GPIOx Output Data Register**

GPIO0 Output Data Register								Address : 0x5102 0014
31	30	29	28	27	26	25	24	
--				--				
23	22	21	20	19	18	17	16	
--				--				
15	14	13	12	11	10	9	8	
--				--				
7	6	5	4	3	2	1	0	
--			Px4_ODR	Px3_ODR	Px2_ODR	Px1_ODR	Px0_ODR	

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4]	<b>Px4_ODR</b>	<b>GPIO Px.4 Output Data</b> 0 = Driver low on port in Push-pull and Open drain mode both. 1 = Driver high on port in Push-pull mode or Hi-z in Open drain mode.	R/W	0
[3]	<b>Px3_ODR</b>	<b>GPIO Px.3 Output Data</b> 0 = Driver low on port in Push-pull and Open drain mode both. 1 = Driver high on port in Push-pull mode or Hi-z in Open drain mode.	R/W	0
[2]	<b>Px2_ODR</b>	<b>GPIO Px.2 Output Data</b> 0 = Driver low on port in Push-pull and Open drain mode both. 1 = Driver high on port in Push-pull mode or Hi-z in Open drain mode.	R/W	0
[1]	<b>Px1_ODR</b>	<b>GPIO Px.1 Output Data</b> 0 = Driver low on port in Push-pull and Open drain mode both. 1 = Driver high on port in Push-pull mode or Hi-z in Open drain mode.	R/W	0
[0]	<b>Px0_ODR</b>	<b>GPIO Px.0 Output Data</b> 0 = Driver low on port in Push-pull and Open drain mode both. 1 = Driver high on port in Push-pull mode or Hi-z in Open drain mode.	R/W	0

**GPIOx Output Data Bit Write Mask Configuration Register**

GPIO0 Output Data Bit Write Mask Configuration Register								Address : 0x5102 0018
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	--
--			Px4_ODMSK	Px3_ODMSK	Px2_ODMSK	Px1_ODMSK	Px0_ODMSK	

Bit	Name	Description	Access	Reset value
[31:5]	--	<b>Reserved</b>	R	0
[4]	<b>Px4_ODMSK</b>	<b>GPIO Px.4 Output Data Bit Write Mask</b> 0 = Corresponding Px_ODR bit can be updated. 1 = Corresponding Px_ODR bit cannot be updated.	R/W	0
[3]	<b>Px3_ODMSK</b>	<b>GPIO Px.3 Output Data Bit Write Mask</b> 0 = Corresponding Px_ODR bit can be updated. 1 = Corresponding Px_ODR bit cannot be updated.	R/W	0
[2]	<b>Px2_ODMSK</b>	<b>GPIO Px.2 Output Data Bit Write Mask</b> 0 = Corresponding Px_ODR bit can be updated. 1 = Corresponding Px_ODR bit cannot be updated.	R/W	0
[1]	<b>Px1_ODMSK</b>	<b>GPIO Px.1 Output Data Bit Write Mask</b> 0 = Corresponding Px_ODR bit can be updated. 1 = Corresponding Px_ODR bit cannot be updated.	R/W	0
[0]	<b>Px0_ODMSK</b>	<b>GPIO Px.0 Output Data Bit Write Mask</b> 0 = Corresponding Px_ODR bit can be updated. 1 = Corresponding Px_ODR bit cannot be updated.	R/W	0

**GPIOx Alternate Function Configuration Register**

GPIO0 Alternate Function Configuration Register								Address : 0x5102 0030
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	Px4_ALT
7	6	5	4	3	2	1	0	Px3_ALT
								Px2_ALT
								Px1_ALT
								Px0_ALT

Bit	Name	Description	Access	Reset value
[31:20]	--	Reserved	R	0
[19:16]	Px4_ALT	GPIO Px.4 Alternate Function Configuration 0000 = GPIO Others setting to refer alternate function table.	R/W	0
[15:12]	Px3_ALT	GPIO Px.3 Alternate Function Configuration 0000 = GPIO Others setting to refer alternate function table.	R/W	0
[11:8]	Px2_ALT	GPIO Px.2 Alternate Function Configuration 0000 = GPIO Others setting to refer alternate function table.	R/W	0
[7:4]	Px1_ALT	GPIO Px.1 Alternate Function Configuration 0000 = GPIO Others setting to refer alternate function table.	R/W	0
[3:0]	Px0_ALT	GPIO Px.0 Alternate Function Configuration 0000 = GPIO Others setting to refer alternate function table.	R/W	0

**GPIOx.n Bit Control Register**

GPIO0.n Bit Control Register								Address : 0x5102
n=0...4								0100+(0x4*n)
31	30	29	28	27	26	25	24	--
23	22	21	20	19	18	17	16	--
15	14	13	12	11	10	9	8	--
7	6	5	4	3	2	1	0	--
								Pxn_BCTL

Bit	Name	Description	Access	Reset value
[31:1]	--	<b>Reserved</b>	R	0
[0]	<b>Pxn_BCTL</b>	<b>GPIO Px.n Bit Control</b> 0 = Corresponding bit n of Px_ODR will be reset 1 = Corresponding bit n of Px_ODR will be set	R/W	0

## 8.9. Analog to Digital Converters (ADC) Controller

### 8.9.1. Overview

The GPMQ9103A incorporates one 10-bit ADC. ADC has up to 12 multiplexed channels allowing it measure 12 signals sources. The functionality of A/D conversion can be performed in regular, regular with loop mode and injection mode. The result of the conversion data is stored in a data register. User can set data alignment with left-aligned or right-aligned.


A function of analog watchdog feature allows the application to detect input-voltage. It is used to detect whether the input voltage is out of the user-defined range.

The input clock of ADC is generated from the PCLK clock that fixed in 1.5MHz.

### 8.9.2. Features

- 10-bit resolution
- ADC has up to 12 channels
- Interrupt generation at end of conversion, end of Injected conversion and analog watchdog event
- Single, regular and regular scan conversion modes
- Scan mode for automatic conversion of channel 0 to channel 'n'
- Data alignment with left and right alignment
- Channel by channel programmable sampling time
- External trigger option for injected conversion
- ADC supply voltage requirement: 4.5 V
- ADC input range from GPIO/NTC: 0V to VREF+(2.1v)

### 8.9.3. Block Diagram



ADC block diagram

### 8.9.4. Function Description

#### 8.9.4.1. ADC on-off control

The ADC controller can be turn-on by setting the **ADCx\_CTRL0.ADC\_E** bit. The user must note that the ADC reference voltage must be set via **ADC\_GCTRL** before using the ADC. After **ADCx\_CTRL0.ADC\_E** set to 1, ADC\_RDY is high to indicate ADC is initializing. Until ADC\_RDY becomes 0, then the user can start using the ADC.

In regular mode, conversion starts when **ADCx\_CTRL0.SFT\_STR** bit is set to 1. In injected mode, conversion starts when one of eight trigger source is triggered.

You can stop conversion and put the ADC in power down mode by disabling the **ADCx\_CTRL0.ADC\_E** bit.

#### 8.9.4.2. ADC Clock

The ADC\_CLK that divided by 32 and would be 1.5MHz. The ADC\_CLK is synchronous with the PCLK.

$$\text{PCLK / 32} \rightarrow \text{ADC\_CLK (1.5MHz)}$$

ADC\_CLK clock source

#### 8.9.4.3. Channel Selection

Each ADC has up to 12 multiplexed channels allowing it measure signals from 6 external and 6 internal sources. It is possible to operate the conversions in two modes. A mode consists of a sequence of conversions which can be done on any channel and in any order.

- The **regular mode** is composed of up to 12 conversions. The regular channels and their order in the conversion sequence must be selected in the **ADCx\_REG\_SEQ0/1** registers. The total number of conversions in the regular mode must be written in the **ADCx\_CTRL1.REG\_CH\_NUM**.
- The **injected mode** is composed of up to 4 conversions. The injected channels and their order in the conversion sequence must be selected in the **ADCx\_INJ\_SEQ** register. The total number of conversions in the injected mode must be written in the **ADCx\_CTRL1.INJy\_E (y=0~3)** bits.

If the **ADCx\_REG\_SEQ0/1** or **ADCx\_CTRL1.INJy\_E (y=0~3)** registers are modified during a conversion, the current conversion data will be abnormal.


Table shows the channel mapping of ADCx.

ADCx channel mapping table	
	<b>ADC0</b>
<b>Channel #</b>	<b>Channel Mapping</b>
0	VRECT_PART
1	IOUT
2	VOUT_PART
3	VDD18
4	DIE_VBE
5	NTC
6	GPIO[0]
7	GPIO[1]
8	GPIO[2]
9	GPIO[3]
10	GPIO[4]
11	VDD5_PART

#### 8.9.4.4. Sampling path

The ADC structure of the GPMQ9103A uses a switched capacitor Cs to save the input signal. During signal sampling, the capacitor Cs is connected to the analog input via the multiplexer. The parasitic resistor of internal switch will be molding to Rint. An analog voltage source Vs that should be converted. The value of Rext, Cext, Rint and Cs are strongly defining the required length of the sample cycles.

The capacitance value of switched capacitor Cs is approximately 10pf. The parasitic resistance value of Rint is range in 200Ω ~ 14KΩ which is affected by different operating voltage and temperature. According to different application, user should be take care the resistor and capacitor value of Rext and Cext. Figure shows a single channel model of ADC.



A single channel model of ADC.

#### 8.9.4.5. Regular conversion mode


##### 8.9.4.5.1. Regular conversion with loop function disabled

In regular conversion mode, set **ADCx\_CTRL1.REG\_E = 1**, the ADC does one conversion. This mode is started by setting the **ADCx\_CTRL0.SFT\_STR** only.

Once the conversion of the selected channel is complete:


- If a regular channel is converted:

1. The converted data is stored in the 16-bit **ADCx\_REG\_DAT** register
2. The **ADCx\_CTRL0.REG\_INTF** flag is set
3. An interrupt is generated if the **ADCx\_CTRL0.REG\_INTE** is set.
4. User clear **ADCx\_CTRL0.REG\_INTF** flag by write **ADCx\_CTRL0.REG\_INTF** to 1.



- If N regular channel are converted:

1. The converted data is stored in the 16-bit **ADCx\_REG\_DAT** register
2. The **ADCx\_CTRL0.REG\_INTF** flag is set
3. An interrupt is generated if the **ADCx\_CTRL0.REG\_INTE** is set.
4. User clear **ADCx\_CTRL0.REG\_INTF** flag by write **ADCx\_CTRL0.REG\_INTF** to 1.
5. Past some ADC\_CLK cycles that is set in **ADCx\_CTRL1.REG\_SEQ\_GAP**, do next conversion until all of the regular channel are finished.




##### 8.9.4.5.2. Regular conversion with loop function enabled

In regular conversion with loop enable mode the ADC will repeat the channel conversion action. This mode is started by setting the **ADCx\_CTRL0.SFT\_STR**. Before start ADC conversion, user must set **ADCx\_CTRL0.LOOP\_E** to 1. The data conversion will be triggered by hardware automatically until software disable ADC or set **ADCx\_CTRL0.LOOP\_E** to 0.


Once the conversion of the selected channel is complete:

- If only one regular channel is selected:

1. The converted data is stored in the 16-bit **ADCx\_REG\_DAT** register
2. The **ADCx\_CTRL0.REG\_INTF** flag is set
3. An interrupt is generated if the **ADCx\_CTRL0.REG\_INTE** is set.
4. User clear **ADCx\_CTRL0.REG\_INTF** flag by write **ADCx\_CTRL0.REG\_INTF** to 1.
5. Past some ADC\_CLK cycles that are set in **ADCx\_CTRL1.REG\_SEQ\_GAP**, does next iteration until software disable ADC or set **ADCx\_CTRL0.LOOP\_E** to 0.





- If N regular channel are converted:
  - The converted data is stored in the 16-bit **ADCx\_REG\_DAT** register
  - The **ADCx\_CTRL0.REG\_INTF** flag is set
  - An interrupt is generated if the **ADCx\_CTRL0.REG\_INTE** is set.
  - User clear **ADCx\_CTRL0.REG\_INTF** flag by write **ADCx\_CTRL0.REG\_INTF** to 1.
  - Past some ADC\_CLK cycles that are set in **ADCx\_CTRL1.REG\_SEQ\_GAP**, do next conversion until all of the regular channel are finished.
  - Past some ADC\_CLK cycles that are set in **ADCx\_CTRL1.REG\_SEQ\_GAP**, does next iteration until software disable ADC or set **ADCx\_CTRL0.LOOP\_E** to 0.




#### 8.9.4.6. Injected conversion mode

To use triggered injection, one of **ADCx\_CTRL1.INJy\_E**(y=0 ~ 3) must be set. Each injected channel supports 8 trigger sources. User can select a trigger source by set **ADCx\_CTRL1.INJy\_TRG\_SEL(y=0~3)**. The priority of injected channel is INJ0 > INJ1 > INJ2 > INJ3. In addition, the priority of any injection channel is always higher than the regular channel. Below explains how injected mode works.

- Start conversion of an injected channel by trigger source.
- The converted data is stored in the 16-bit **ADCx\_INJy\_DAT** register
- The **ADCx\_CTRL0.INJy\_INTF** flag is set
- User clear **ADCx\_CTRL0.INJy\_INTF** flag by write **ADCx\_CTRL0.INJy\_INTF** to 1.





Injected conversion mode (INJ1 leads INJ0)

#### 8.9.4.7. Combined regular/injected simultaneous mode


In combined regular and injected simultaneous mode, it is possible to interrupt regular channel simultaneous conversion to start injected trigger conversion of an injected channel. Below Figures show the behavior of an injected channel trigger interrupting a regular simultaneous conversion. The injected channel conversion is immediately started after the injected event triggers. If regular conversion is already running, it will be stopped. And regular channel resumed synchronously at the end of the injected conversion. Below explains how regular and injected mode works.

- If regular channel first converted:


1. Regular channel is running.
2. If an injected trigger occurs during the regular channel conversion, the regular conversion is stopped and the injected channel is converted.
3. Then, the regular channel conversion is resumed at the end of the injected conversion.

- If injected channel first converted:


1. Injected channel is running.
2. If a regular trigger occurs during the injected channel conversion, the regular conversion is started at the end of the injected conversion.



Combined regular/injected conversion mode (regular leads INJ0)



Combined regular/injected conversion mode (regular and INJ0 at the same time)



Combined regular/injected conversion mode (INJ0 interrupted regular)

#### 8.9.4.8. Data alignment

In GPMQ9103A, ADC provides two data alignment type; user can set data alignment with left-aligned or right-aligned.

**ADCx\_CTRL0.DAT\_ALIGN** bit selects the alignment of data stored after conversion. The following figures show some examples of the different data alignment.

D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---


Left alignment of ADC data (**ADCx\_CTRL0.DAT\_ALIGN=0**)

0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----

Right alignment of ADC data (**ADCx\_CTRL0.DAT\_ALIGN=1**)

### Analog watchdog

In GPMQ9103A, ADC provides a mechanism to measure voltage range of input signal. The **ADCx\_CTRL0.A\_WDGR\_INTF/ADCx\_CTRL0.A\_WDGJ\_INTF** are set if the analog voltage converted by the ADC is below **ADCx\_WDG\_TH.LOW\_TH** or above **ADCx\_WDG\_TH.HIGH\_TH**. Two interrupts can be enabled by using the **ADCx\_CTRL0.A\_WDGJ\_INTE** and **ADCx\_CTRL0.A\_WDGR\_INTE**. In addition, the threshold setting is independent of the **ADCx\_WDG\_TH** setting. The comparison is done before the data alignment.



Analog watchdog area

**Register map**

Base Address : 0x4012_0000				
Name	Description	Offset Address	Access	Reset value
ADC0_CTRL0	<b>ADC0 Control Register 0</b>	0x004	R/W	0x0000 0000
ADC0_CTRL1	<b>ADC0 Control Register 1</b>	0x008	R/W	0x0000 0000
ADC0_SMP0	<b>ADC0 Sample Time Control Register 0</b>	0x00C	R/W	0x0000 0000
ADC0_SMP1	<b>ADC0 Sample Time Control Register 1</b>	0x010	R/W	0x0000 0000
ADC0_REG_SEQ0	<b>ADC0 Regular Sequence Register 0</b>	0x014	R/W	0x0000 0000
ADC0_REG_SEQ1	<b>ADC0 Regular Sequence Register 1</b>	0x018	R/W	0x0000 0000
ADC0_INJ_SEQ	<b>ADC0 Injected Sequence Register</b>	0x01C	R/W	0x0000 0000
ADC0_WDG_TH	<b>ADC0 Watch-Dog Threshold Register</b>	0x020	R/W	0x0000 0000
ADC0_STS	<b>ADC0 Status Register</b>	0x024	R	0x0000 0001
ADC0_REG0_DAT	<b>ADC0 Regular 0 Data Register</b>	0x030	R	0x0000 0000
ADC0_REG1_DAT	<b>ADC0 Regular 1 Data Register</b>	0x034	R	0x0000 0000
ADC0_REG2_DAT	<b>ADC0 Regular 2 Data Register</b>	0x038	R	0x0000 0000
ADC0_REG3_DAT	<b>ADC0 Regular 3 Data Register</b>	0x03C	R	0x0000 0000
ADC0_REG4_DAT	<b>ADC0 Regular 4 Data Register</b>	0x040	R	0x0000 0000
ADC0_REG5_DAT	<b>ADC0 Regular 5 Data Register</b>	0x044	R	0x0000 0000
ADC0_REG6_DAT	<b>ADC0 Regular 6 Data Register</b>	0x048	R	0x0000 0000
ADC0_REG7_DAT	<b>ADC0 Regular 7 Data Register</b>	0x04C	R	0x0000 0000
ADC0_REG8_DAT	<b>ADC0 Regular 8 Data Register</b>	0x050	R	0x0000 0000
ADC0_REG9_DAT	<b>ADC0 Regular 9 Data Register</b>	0x054	R	0x0000 0000
ADC0_REG10_DAT	<b>ADC0 Regular 10 Data Register</b>	0x058	R	0x0000 0000
ADC0_REG11_DAT	<b>ADC0 Regular 11 Data Register</b>	0x05C	R	0x0000 0000
ADC0_INJ0_DAT	<b>ADC0 Injected0 Data Register</b>	0x070	R	0x0000 0000
ADC0_INJ1_DAT	<b>ADC0 Injected1 Data Register</b>	0x074	R	0x0000 0000
ADC0_INJ2_DAT	<b>ADC0 Injected2 Data Register</b>	0x078	R	0x0000 0000
ADC0_INJ3_DAT	<b>ADC0 Injected3 Data Register</b>	0x07C	R	0x0000 0000

## Registers

## ADCx Control Register0

ADC0_CTRL0      ADC0 Control Register0								Address : 0x4012 0004	
31	30	29	28	27	26	25	24		
SEQ_INTF	A_WDGJ_INTF	A_WDGR_INTF	INJ3_INTF	INJ2_INTF	INJ1_INTF	INJ0_INTF	REG_INTF		
23	22	21	20	19	18	17	16		
SEQ_INTE	A_WDGJ_INTE	A_WDGR_INTE	INJ3_INTE	INJ2_INTE	INJ1_INTE	INJ0_INTE	REG_INTE		
15	14	13	12	11	10	9	8		
			A_WDGJ_E	A_WDGR_E	DAT_ALIGN	--	LOOP_EN		
7	6	5	4	3	2	1	0		
			--			ADC_EN	SFT_STR		

Bit	Name	Description	Access	Reset value
[31]	SEQ_INTF	<b>Regular Sequence conversion completed interrupt flag</b> Read : 0 = no injection conversion is finished 1 = regular sequence conversion has finished Write : 0 = no effect 1 = clear this flag	R/W	0x1
[30]	A_WDGJ_INTF	<b>Analog Watch-Dog interrupt flag on Injected channel</b> Read : 0 = no analog watch dog occurred 1 = analog watch dog occurred Write : 0 = no effect 1 = clear this flag	R/W	0x0
[29]	A_WDGR_INTF	<b>Analog Watch-Dog interrupt flag on regular channel</b> Read : 0 = no analog watch dog occurred 1 = analog watch dog occurred Write : 0 = no effect 1 = clear this flag	R/W	0x0
[28]	INJ0_INTF	<b>Injected conversion interrupt flag of channel 3</b> Read : 0 = no injection conversion is finished 1 = injection conversion has finished Write : 0 = no effect 1 = clear this flag	R/W	0x0
[27]	INJ2_INTF	<b>Injected conversion interrupt flag of channel 2</b> Read : 0 = no injection conversion is finished 1 = injection conversion has finished Write : 0 = no effect 1 = clear this flag	R/W	0x0
[26]	INJ1_INTF	<b>Injected conversion interrupt flag of channel 1</b>	R/W	0x0

Bit	Name	Description	Access	Reset value
		Read : 0 = no injection conversion is finished 1 = injection conversion has finished  Write : 0 = no effect 1 = clear this flag		
[25]	INJ0_INTF	<b>Injected conversion interrupt flag of channel 0</b>  Read : 0 = no injection conversion is finished 1 = injection conversion has finished  Write : 0 = no effect 1 = clear this flag	R/W	0x0
[24]	REG_INTF	<b>Regular conversion interrupt flag</b>  Read : 0 = no regular conversion is finished 1 = regular conversion has finished  Write : 0 = no effect 1 = clear this flag	R/W	0x0
[23]	--	<b>Reserved</b>	R	0x0
[22]	A_WDGJ_INTE	<b>Analog Watch-Dog interrupt enable on Injected channel</b>  0 = disabled 1 = enabled	R/W	0x0
[21]	A_WDGR_INTE	<b>Analog Watch-Dog interrupt enable on regular channel</b>  0 = disabled 1 = enabled	R/W	0x0
[20]	INJ3_INTE	<b>Injected conversion interrupt enable of channel 3</b>  0 = disabled 1 = enabled	R/W	0x0
[19]	INJ2_INTE	<b>Injected conversion interrupt enable of channel 2</b>  0 = disabled 1 = enabled	R/W	0x0
[18]	INJ1_INTE	<b>Injected conversion interrupt enable of channel 1</b>  0 = disabled 1 = enabled	R/W	0x0
[17]	INJ0_INTE	<b>Injected conversion interrupt enable of channel 0</b>  0 = disabled 1 = enabled	R/W	0x0
[16]	REG_INTE	<b>Regular mode interrupt enable</b>  0 = disabled 1 = enabled	R/W	0x0
[15:13]	--	<b>Reserved</b>	R	0x0
[12]	A_WDGJ_E	<b>Analog Watchdog enable on Injected channel</b>  0 = disabled 1 = enabled	R/W	0x0
[11]	A_WDGR_E	<b>Analog Watchdog enable on regular channel</b>  0 = disabled	R/W	0x0

Bit	Name	Description	Access	Reset value
		1 = enabled		
[10]	<b>DAT_ALIGN</b>	<b>ADC output data alignment</b> 0 = left alignment 1 = right alignment	R/W	0x0
[9]	--	<b>Reserved</b>	R	0x0
[8]	<b>LOOP_E</b>	<b>ADC loop scan enable bit</b> 0 = single conversion mode 1 = loop scan conversion mode <b>Note:</b> This bit is available in regular mode only	R/W	0x0
[7:2]	--	<b>Reserved</b>	R	0x0
[1]	<b>ADC_E</b>	<b>ADC analog block enable</b> 0 = disabled 1 = enabled <b>Note:</b> User should set this bit enable before running ADC function.	R/W	0x0
[0]	<b>SFT_STR</b>	<b>Software start bit</b> 0 = disabled 1 = enabled (start conversion of regular channel) <b>Note:</b> This bit is available in regular mode only. This bit will be cleared by hardware, when LOOP_E is set to 0 and all of regular scan are be finished. If LOOP_E is set to 1, then signal be cleared by software.	R/W	0x0

**ADCx Control Register1**

ADC0_CTRL1				ADC0 Control Register1				Address : 0x4012 0008	
31	30	29	28	27	26	25	24		
--		INJ3_TRG_SEL		--		INJ2_TRG_SEL			
23	22	21	20	19	18	17	16		
--		INJ1_TRG_SEL		--		INJ0_TRG_SEL			
15	14	13	12	11	10	9	8		
		INJ3_E		INJ2_E	INJ1_E	INJ0_E			
7	6	5	4	3	2	1	0		
REG_CH_NUM				REG_SEQ_GAP				REG_E	

Bit	Name	Description	Access	Reset value										
[31:30]	--	<b>Reserved</b>	R	0x0										
		<b>Injection channel3 trigger source select bits</b>												
	INJ3_TRG_SEL	<table border="1"> <tr> <td>INJ3_TRG_SEL[1:0]</td> <td>Injection channel3 trigger source</td> </tr> <tr> <td>00</td> <td>Timer0 interrupt</td> </tr> <tr> <td>01</td> <td>Timer1 interrupt</td> </tr> <tr> <td>10</td> <td>Timer2 interrupt</td> </tr> <tr> <td>11</td> <td>Timer3 interrupt</td> </tr> </table>	INJ3_TRG_SEL[1:0]	Injection channel3 trigger source	00	Timer0 interrupt	01	Timer1 interrupt	10	Timer2 interrupt	11	Timer3 interrupt	R/W	0x0
INJ3_TRG_SEL[1:0]	Injection channel3 trigger source													
00	Timer0 interrupt													
01	Timer1 interrupt													
10	Timer2 interrupt													
11	Timer3 interrupt													
		<b>Note:</b> For INJy_TRG_SEL(y=0~3) are set to 3'b111. ADC0 is mapped to external interrupt 0, ADC1 is mapped to external interrupt 1.												
[27:26]	--	<b>Reserved</b>	R	0x0										
		<b>Injection channel2 trigger source select bits</b>												
	INJ2_TRG_SEL	<table border="1"> <tr> <td>INJ2_TRG_SEL[1:0]</td> <td>Injection channel2 trigger source</td> </tr> <tr> <td>00</td> <td>Timer0 interrupt</td> </tr> <tr> <td>01</td> <td>Timer1 interrupt</td> </tr> <tr> <td>10</td> <td>Timer2 interrupt</td> </tr> <tr> <td>11</td> <td>Timer3 interrupt</td> </tr> </table>	INJ2_TRG_SEL[1:0]	Injection channel2 trigger source	00	Timer0 interrupt	01	Timer1 interrupt	10	Timer2 interrupt	11	Timer3 interrupt	R/W	0x0
INJ2_TRG_SEL[1:0]	Injection channel2 trigger source													
00	Timer0 interrupt													
01	Timer1 interrupt													
10	Timer2 interrupt													
11	Timer3 interrupt													
		<b>Note:</b> For INJy_TRG_SEL(y=0~3) are set to 3'b111. ADC0 is mapped to external interrupt 0, ADC1 is mapped to external interrupt 1.												
[23:22]	--	<b>Reserved</b>	R	0x0										
		<b>Injection channel1 trigger source select bits</b>												
	INJ1_TRG_SEL	<table border="1"> <tr> <td>INJ1_TRG_SEL[1:0]</td> <td>Injection channel1 trigger source</td> </tr> <tr> <td>00</td> <td>Timer0 interrupt</td> </tr> <tr> <td>01</td> <td>Timer1 interrupt</td> </tr> <tr> <td>10</td> <td>Timer2 interrupt</td> </tr> <tr> <td>11</td> <td>Timer3 interrupt</td> </tr> </table>	INJ1_TRG_SEL[1:0]	Injection channel1 trigger source	00	Timer0 interrupt	01	Timer1 interrupt	10	Timer2 interrupt	11	Timer3 interrupt		
INJ1_TRG_SEL[1:0]	Injection channel1 trigger source													
00	Timer0 interrupt													
01	Timer1 interrupt													
10	Timer2 interrupt													
11	Timer3 interrupt													
		<b>Note:</b> For INJy_TRG_SEL(y=0~3) are set to 3'b111. ADC0 is mapped to external interrupt 0, ADC1 is mapped to external interrupt 1.												
[19:18]	--	<b>Reserved</b>	R	0x0										
		<b>Injection channel0 trigger source select bits</b>												
	INJ0_TRG_SEL	<table border="1"> <tr> <td>INJ0_TRG_SEL[1:0]</td> <td>Injection channel0 trigger source</td> </tr> <tr> <td>00</td> <td>Timer0 interrupt</td> </tr> <tr> <td>01</td> <td>Timer1 interrupt</td> </tr> <tr> <td>10</td> <td>Timer2 interrupt</td> </tr> <tr> <td>11</td> <td>Timer3 interrupt</td> </tr> </table>	INJ0_TRG_SEL[1:0]	Injection channel0 trigger source	00	Timer0 interrupt	01	Timer1 interrupt	10	Timer2 interrupt	11	Timer3 interrupt	R/W	0x0
INJ0_TRG_SEL[1:0]	Injection channel0 trigger source													
00	Timer0 interrupt													
01	Timer1 interrupt													
10	Timer2 interrupt													
11	Timer3 interrupt													
		<b>Note:</b> For INJy_TRG_SEL(y=0~3) are set to 3'b111. ADC0 is mapped to												

Bit	Name	Description	Access	Reset value																		
		external interrupt 0, ADC1 is mapped to external interrupt 1.																				
[15:12]	--	<b>Reserved</b>	R	0x0																		
[11]	<b>INJ3_E</b>	<b>Injection channel 3 enable bit</b> 0 = disabled 1 = enable <b>Note:</b> Before using injection sequence, user must set <b>ADCx_CTRL1.INJ3_E</b> to 1 first. Then set ADCx wait hardware trigger to start injection sequence.	R/W	0x00																		
[10]	<b>INJ2_E</b>	<b>Injection channel 2 enable bit</b> 0 = disabled 1 = enabled <b>Note:</b> Before use injection sequence, user must set <b>ADCx_CTRL1.INJ2_E</b> to 1 first. Then set ADCx wait hardware trigger to start injection sequence.	R/W	0x00																		
[9]	<b>INJ1_E</b>	<b>Injection channel 1 enable bit</b> 0 = disabled 1 = enabled <b>Note:</b> Before using injection sequence, user must set <b>ADCx_CTRL1.INJ1_E</b> to 1 first. Then set ADCx wait hardware trigger to start injection sequence.	R/W	0x00																		
[8]	<b>INJ0_E</b>	<b>Injection channel 0 enable bit</b> 0 = disabled 1 = enabled <b>Note:</b> Before using injection sequence, user must set <b>ADCx_CTRL1.INJ0_E</b> to 1 first. Then set ADCx wait hardware trigger to start injection sequence.	R/W	0x00																		
[7:4]	<b>REG_CH_NUM</b>	<b>Channel number during regular sequence</b> <b>Note:</b> The physical channel number is ADCx_CTRL1.REG_CH_NUM + 1. In addition, the scan sequence is always being started from sequence-0. <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.	R/W	0x0																		
[3:1]	<b>REG_SEQ_GAP</b>	<b>Regular sequence gap select bits</b> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>REG_SEQ_GAP[2:0]</td> <td>Cycles of ADCx clock</td> </tr> <tr> <td>000</td> <td>0</td> </tr> <tr> <td>001</td> <td>1</td> </tr> <tr> <td>010</td> <td>2</td> </tr> <tr> <td>011</td> <td>3</td> </tr> <tr> <td>100</td> <td>4</td> </tr> <tr> <td>101</td> <td>5</td> </tr> <tr> <td>110</td> <td>6</td> </tr> <tr> <td>111</td> <td>7</td> </tr> </table>	REG_SEQ_GAP[2:0]	Cycles of ADCx clock	000	0	001	1	010	2	011	3	100	4	101	5	110	6	111	7	R/W	0x0
REG_SEQ_GAP[2:0]	Cycles of ADCx clock																					
000	0																					
001	1																					
010	2																					
011	3																					
100	4																					
101	5																					
110	6																					
111	7																					
[0]	<b>REG_E</b>	<b>Regular mode enable bit</b> 0 = disabled 1 = enabled <b>Note:</b> Before using regular sequence, user must set <b>ADCx_CTRL1.REG_E</b> to 1 first. Then set <b>ADCx_CTRL0.SFT_STR</b> to 1 to start regular sequence.	R/W	0x0																		

**ADCx Sample Time Control Register 0**
**ADC0\_SMP0      ADC0 Sample Time Control Register 0**

Address : 0x4012 000C

31	30	29	28	27	26	25	24
CH7_SMP				CH6_SMP			
23	22	21	20	19	18	17	16
CH5_SMP				CH4_SMP			
15	14	13	12	11	10	9	8
CH3_SMP				CH2_SMP			
7	6	5	4	3	2	1	0
CH1_SMP				CH0_SMP			

Bit	Name	Description		Access	Reset value
[31:28]	CH7_SMP	Channel7 sample time selection		R/W	0x0
		CH7_SMP[3:0]	Cycles of ADCx clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
[27:24]	CH6_SMP	Channel6 sample time selection		R/W	0x0
		CH6_SMP[3:0]	Cycles of ADCx clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		

Bit	Name	Description	Access	Reset value																																		
[23:20]	CH5_SMP	<b>Channel5 sample time selection</b> <table border="1"> <tr><td>CH5_SMP[3:0]</td><td>Cycles of ADCx clock</td></tr> <tr><td>0000</td><td>1</td></tr> <tr><td>0001</td><td>2</td></tr> <tr><td>0010</td><td>3</td></tr> <tr><td>0011</td><td>4</td></tr> <tr><td>0100</td><td>5</td></tr> <tr><td>0101</td><td>6</td></tr> <tr><td>0110</td><td>7</td></tr> <tr><td>0111</td><td>8</td></tr> <tr><td>1000</td><td>9</td></tr> <tr><td>1001</td><td>10</td></tr> <tr><td>1010</td><td>15</td></tr> <tr><td>1011</td><td>20</td></tr> <tr><td>1100</td><td>30</td></tr> <tr><td>1101</td><td>50</td></tr> <tr><td>1110</td><td>100</td></tr> <tr><td>1111</td><td>200</td></tr> </table>	CH5_SMP[3:0]	Cycles of ADCx clock	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	1000	9	1001	10	1010	15	1011	20	1100	30	1101	50	1110	100	1111	200	R/W	0x0
CH5_SMP[3:0]	Cycles of ADCx clock																																					
0000	1																																					
0001	2																																					
0010	3																																					
0011	4																																					
0100	5																																					
0101	6																																					
0110	7																																					
0111	8																																					
1000	9																																					
1001	10																																					
1010	15																																					
1011	20																																					
1100	30																																					
1101	50																																					
1110	100																																					
1111	200																																					
[19:16]	CH4_SMP	<b>Channel4 sample time selection</b> <table border="1"> <tr><td>CH4_SMP[3:0]</td><td>Cycles of ADCx clock</td></tr> <tr><td>0000</td><td>1</td></tr> <tr><td>0001</td><td>2</td></tr> <tr><td>0010</td><td>3</td></tr> <tr><td>0011</td><td>4</td></tr> <tr><td>0100</td><td>5</td></tr> <tr><td>0101</td><td>6</td></tr> <tr><td>0110</td><td>7</td></tr> <tr><td>0111</td><td>8</td></tr> <tr><td>1000</td><td>9</td></tr> <tr><td>1001</td><td>10</td></tr> <tr><td>1010</td><td>15</td></tr> <tr><td>1011</td><td>20</td></tr> <tr><td>1100</td><td>30</td></tr> <tr><td>1101</td><td>50</td></tr> <tr><td>1110</td><td>100</td></tr> <tr><td>1111</td><td>200</td></tr> </table>	CH4_SMP[3:0]	Cycles of ADCx clock	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	1000	9	1001	10	1010	15	1011	20	1100	30	1101	50	1110	100	1111	200		
CH4_SMP[3:0]	Cycles of ADCx clock																																					
0000	1																																					
0001	2																																					
0010	3																																					
0011	4																																					
0100	5																																					
0101	6																																					
0110	7																																					
0111	8																																					
1000	9																																					
1001	10																																					
1010	15																																					
1011	20																																					
1100	30																																					
1101	50																																					
1110	100																																					
1111	200																																					
[15:12]	CH3_SMP	<b>Channel3 sample time selection</b> <table border="1"> <tr><td>CH3_SMP[3:0]</td><td>Cycles of ADCx clock</td></tr> <tr><td>0000</td><td>1</td></tr> <tr><td>0001</td><td>2</td></tr> <tr><td>0010</td><td>3</td></tr> <tr><td>0011</td><td>4</td></tr> <tr><td>0100</td><td>5</td></tr> <tr><td>0101</td><td>6</td></tr> <tr><td>0110</td><td>7</td></tr> <tr><td>0111</td><td>8</td></tr> </table>	CH3_SMP[3:0]	Cycles of ADCx clock	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	R/W	0x0																
CH3_SMP[3:0]	Cycles of ADCx clock																																					
0000	1																																					
0001	2																																					
0010	3																																					
0011	4																																					
0100	5																																					
0101	6																																					
0110	7																																					
0111	8																																					

Bit	Name	Description		Access	Reset value
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		
[11:8]	CH2_SMP	<b>Channel2 sample time selection</b>		R/W	0x0
		CH2_SMP[3:0]	Cycles of ADCx clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		
[7:4]	CH1_SMP	<b>Channel1 sample time selection</b>		R/W	0x0
		CH1_SMP[3:0]	Cycles of ADCx clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		
[3:0]	CH0_SMP	<b>Channel0 sample time selection</b>		R/W	0x0
		CH0_SMP[3:0]	Cycles of ADCx clock		

Bit	Name	Description	Access	Reset value
	0000	1		
	0001	2		
	0010	3		
	0011	4		
	0100	5		
	0101	6		
	0110	7		
	0111	8		
	1000	9		
	1001	10		
	1010	15		
	1011	20		
	1100	30		
	1101	50		
	1110	100		
	1111	200		

**ADCx Sample Time Control Register 1**
**ADC0\_SMP1      ADC0 Sample Time Control Register 1**

Address : 0x4012 0010

31	30	29	28	27	26	25	24
--							
23	22	21	20	19	18	17	16
--							
15	14	13	12	11	10	9	8
CH11_SMP				CH10_SMP			
7	6	5	4	3	2	1	0
CH9_SMP				CH8_SMP			

Bit	Name	Description	Access	Reset value																																		
[31:16]	--	Reserved	R	0x0																																		
[15:12]	CH11_SMP	<p><b>Channel11 sample time selection</b></p> <table border="1"> <tbody> <tr><td>CH11_SMP[3:0]</td><td>Cycles of ADC clock</td></tr> <tr><td>0000</td><td>1</td></tr> <tr><td>0001</td><td>2</td></tr> <tr><td>0010</td><td>3</td></tr> <tr><td>0011</td><td>4</td></tr> <tr><td>0100</td><td>5</td></tr> <tr><td>0101</td><td>6</td></tr> <tr><td>0110</td><td>7</td></tr> <tr><td>0111</td><td>8</td></tr> <tr><td>1000</td><td>9</td></tr> <tr><td>1001</td><td>10</td></tr> <tr><td>1010</td><td>15</td></tr> <tr><td>1011</td><td>20</td></tr> <tr><td>1100</td><td>30</td></tr> <tr><td>1101</td><td>50</td></tr> <tr><td>1110</td><td>100</td></tr> <tr><td>1111</td><td>200</td></tr> </tbody> </table>	CH11_SMP[3:0]	Cycles of ADC clock	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	1000	9	1001	10	1010	15	1011	20	1100	30	1101	50	1110	100	1111	200	R/W	0x0
CH11_SMP[3:0]	Cycles of ADC clock																																					
0000	1																																					
0001	2																																					
0010	3																																					
0011	4																																					
0100	5																																					
0101	6																																					
0110	7																																					
0111	8																																					
1000	9																																					
1001	10																																					
1010	15																																					
1011	20																																					
1100	30																																					
1101	50																																					
1110	100																																					
1111	200																																					
[11:8]	CH10_SMP	<p><b>Channel10 sample time selection</b></p> <table border="1"> <tbody> <tr><td>CH10_SMP[3:0]</td><td>Cycles of ADC clock</td></tr> <tr><td>0000</td><td>1</td></tr> <tr><td>0001</td><td>2</td></tr> <tr><td>0010</td><td>3</td></tr> <tr><td>0011</td><td>4</td></tr> <tr><td>0100</td><td>5</td></tr> <tr><td>0101</td><td>6</td></tr> <tr><td>0110</td><td>7</td></tr> <tr><td>0111</td><td>8</td></tr> <tr><td>1000</td><td>9</td></tr> <tr><td>1001</td><td>10</td></tr> <tr><td>1010</td><td>15</td></tr> <tr><td>1011</td><td>20</td></tr> <tr><td>1100</td><td>30</td></tr> <tr><td>1101</td><td>50</td></tr> </tbody> </table>	CH10_SMP[3:0]	Cycles of ADC clock	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	1000	9	1001	10	1010	15	1011	20	1100	30	1101	50	R/W	0x0				
CH10_SMP[3:0]	Cycles of ADC clock																																					
0000	1																																					
0001	2																																					
0010	3																																					
0011	4																																					
0100	5																																					
0101	6																																					
0110	7																																					
0111	8																																					
1000	9																																					
1001	10																																					
1010	15																																					
1011	20																																					
1100	30																																					
1101	50																																					

Bit	Name	Description		Access	Reset value
		1110	100		
		1111	200		
[7:4]	CH9_SMP	<b>Channel9 sample time selection</b>		R/W	0x0
		CH9_SMP[3:0]	Cycles of ADC clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		
[3:0]	CH8_SMP	<b>Channel8 sample time selection</b>		R/W	0x0
		CH8_SMP[3:0]	Cycles of ADC clock		
		0000	1		
		0001	2		
		0010	3		
		0011	4		
		0100	5		
		0101	6		
		0110	7		
		0111	8		
		1000	9		
		1001	10		
		1010	15		
		1011	20		
		1100	30		
		1101	50		
		1110	100		
		1111	200		

**ADCx Regular Sequence Register0**

ADC0_REG_SEQ0      ADC0 Regular Sequence Register0				Address : 0x4012 0014			
31	30	29	28	27	26	25	24
REG_SEQ7				REG_SEQ6			
23	22	21	20	19	18	17	16
REG_SEQ5				REG_SEQ4			
15	14	13	12	11	10	9	8
REG_SEQ3				REG_SEQ2			
7	6	5	4	3	2	1	0
REG_SEQ1				REG_SEQ0			

Bit	Name	Description	Access	Reset value
[31:28]	REG_SEQ7	<p><b>The 7<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 7<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[27:24]	REG_SEQ6	<p><b>The 6<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 6<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When written value exceed 0xb, this filed will not be updated.</p>	R/W	0x0
[23:20]	REG_SEQ5	<p><b>The 5<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 5<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[19:16]	REG_SEQ4	<p><b>The 4<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 4<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[15:12]	REG_SEQ3	<p><b>The 3<sup>rd</sup> conversion in regular sequence</b>  This indicates which channel in 3<sup>rd</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[11:8]	REG_SEQ2	<p><b>The 2<sup>nd</sup> conversion in regular sequence</b>  This indicates which channel in 2<sup>nd</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[7:4]	REG_SEQ1	<p><b>The 1<sup>st</sup> conversion in regular sequence</b>  This indicates which channel in 1<sup>st</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[3:0]	REG_SEQ0	<p><b>The 0<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 0<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0

**ADCx Regular Sequence Register1**

ADC0_REG_SEQ1      ADC0 Regular Sequence Register1								Address : 0x4012 0018	
31	30	29	28	27	26	25	24		
--									
23	22	21	20	19	18	17	16		
--									
15	14	13	12	11	10	9	8		
REG_SEQ11				REG_SEQ10					
7	6	5	4	3	2	1	0		
REG_SEQ9				REG_SEQ8					

Bit	Name	Description	Access	Reset value
[31:16]	<b>Reserved</b>	R	0x0	Reserved
[15:12]	<b>REG_SEQ11</b>	<p><b>The 11<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 11<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[11:8]	<b>REG_SEQ10</b>	<p><b>The 10<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 10<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[7:4]	<b>REG_SEQ9</b>	<p><b>The 9<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 9<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0
[3:0]	<b>REG_SEQ8</b>	<p><b>The 8<sup>th</sup> conversion in regular sequence</b>  This indicates which channel in 8<sup>th</sup> regular sequence  <b>Note:</b> The maximum value is the channel number. When the written value exceeds 0xb, this filed will not be updated.</p>	R/W	0x0

**ADCx Injected Sequence Register**

ADC0_INJ_SEQ ADC0 Injected Sequence Register								Address : 0x4012 001C
31	30	29	28	27	26	25	24	--
--								--
23	22	21	20	19	18	17	16	--
--								--
15	14	13	12	11	10	9	8	INJ_SEQ3
INJ_SEQ2								INJ_SEQ2
7	6	5	4	3	2	1	0	INJ_SEQ1
INJ_SEQ0								INJ_SEQ0

Bit	Name	Description	Access	Reset value
[31:16]	--	<b>Reserved</b>	R	0x0000
[15:12]	INJ_SEQ3	<b>The 3<sup>rd</sup> conversion in injected sequence</b> This indicates which channel in 3 <sup>rd</sup> injected sequence	R/W	0x0
[11:8]	INJ_SEQ2	<b>The 2<sup>nd</sup> conversion in injected sequence</b> This indicates which channel in 2 <sup>nd</sup> injected sequence	R/W	0x0
[7:4]	INJ_SEQ1	<b>The 1<sup>st</sup> conversion in injected sequence</b> This indicates which channel in 1 <sup>st</sup> injected sequence	R/W	0x0
[3:0]	INJ_SEQ0	<b>The 0<sup>th</sup> conversion in injected sequence</b> This indicates which channel in 0 <sup>th</sup> injected sequence	R/W	0x0

**ADCx Watch-Dog Threshold Register**

ADC0_WDG_TH ADC0 Watch-Dog Threshold Register								Address : 0x4012 0020	
31	30	29	28	27	26	25	24	HIGH_TH[9:8]	
23	22	21	20	19	18	17	16	HIGH_TH[7:0]	
15	14	13	12	11	10	9	8	LOW_TH[9:8]	
7	6	5	4	3	2	1	0	LOW_TH[7:0]	

Bit	Name	Description	Access	Reset value
[31:26]	--	Reserved	R	0x0
[25:16]	HIGH_TH	Analog watch-dog high threshold	R/W	0x000
[15:10]	--	Reserved	R	0x0
[9:0]	LOW_TH	Analog watch-dog low threshold	R/W	0x000

**ADC0 Status Register**

ADC0_Status Register								Address : 0x4012 0024
31	30	29	28	27	26	25	24	
23	22	21	20	19	18	17	16	
15	14	13	12	11	10	9	8	
7	6	5	4	3	2	1	0	ADC_RDY

Bit	Name	Description	Access	Reset value
[31:1]	--	Reserved	R	0x0
[0]	ADC_RDY	ADC Data Ready Signal 0 = ADC data not ready. 1 = ADC data ready.	R	0x1

**ADC0 Regular Data Register**

<u>ADC0_REG0_DAT</u>	ADC0 Regular 0 Data Register	Address : 0x4012 0030					
<u>ADC0_REG1_DAT</u>	ADC0 Regular 1 Data Register	Address : 0x4012 0034					
<u>ADC0_REG2_DAT</u>	ADC0 Regular 2 Data Register	Address : 0x4012 0038					
<u>ADC0_REG3_DAT</u>	ADC0 Regular 3 Data Register	Address : 0x4012 003C					
<u>ADC0_REG4_DAT</u>	ADC0 Regular 4 Data Register	Address : 0x4012 0040					
<u>ADC0_REG5_DAT</u>	ADC0 Regular 5 Data Register	Address : 0x4012 0044					
<u>ADC0_REG6_DAT</u>	ADC0 Regular 6 Data Register	Address : 0x4012 0048					
<u>ADC0_REG7_DAT</u>	ADC0 Regular 7 Data Register	Address : 0x4012 004C					
<u>ADC0_REG8_DAT</u>	ADC0 Regular 8 Data Register	Address : 0x4012 0050					
<u>ADC0_REG9_DAT</u>	ADC0 Regular 9 Data Register	Address : 0x4012 0054					
<u>ADC0_REG10_DAT</u>	ADC0 Regular 10 Data Register	Address : 0x4012 0058					
<u>ADC0_REG11_DAT</u>	ADC0 Regular 11 Data Register	Address : 0x4012 005C					
31	30	29	28	27	26	25	24
--							
23	22	21	20	19	18	17	16
--							
15	14	13	12	11	10	9	8
ADC0_REG_x_DATA[15:8]							
7	6	5	4	3	2	1	0
ADC0_REG_x_DATA[7:0]							

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0000
[15:0]	ADC0_REG_x_DATA	ADC0 regular X data Note: X = 0 ~ 11.	R	0x0000

:

**ADCx Injected0 Data Register**

ADC0_INJ0_DAT ADC0 Injected0 Data Register								Address : 0x4012 0070
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
ADCx_INJ0_DATA[15:8]								
7	6	5	4	3	2	1	0	
ADCx_INJ0_DATA[7:0]								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0000
[15:0]	ADC0_INJx_DATA	ADCx injected0 data	R	0x0000

**ADCx Injected1 Data Register**

ADC0 Injected1 Data Register								Address : 0x4012 0074
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
ADCx_INJ1_DATA[15:8]								
7	6	5	4	3	2	1	0	
ADCx_INJ1_DATA[7:0]								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0000
[15:0]	ADCx_INJ1_DATA	ADCx injected1 data	R	0x0000

**ADCx Injected2 Data Register**

ADC0 Injected2 Data Register								Address : 0x4012 0078
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
ADCx_INJ2_DATA[15:8]								
7	6	5	4	3	2	1	0	
ADCx_INJ2_DATA[7:0]								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0000
[15:0]	ADCx_INJ2_DATA	ADCx injected2 data	R	0x0000

**ADCx Injected3 Data Register**

ADC0 Injected3 Data Register								Address : 0x4012 007C
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
ADCx_INJ3_DATA[15:8]								
7	6	5	4	3	2	1	0	
ADCx_INJ3_DATA[7:0]								

Bit	Name	Description	Access	Reset value
[31:16]	--	Reserved	R	0x0000
[15:0]	ADCx_INJ3_DATA	ADCx injected3 data	R	0x0000

## 8.10. Inter integrated circuit interface (I<sup>2</sup>C)

### 8.10.1. Overview

The GPMQ9103A incorporates One I<sup>2</sup>C interface. The inter integrated circuit interface (I<sup>2</sup>C) is used for attaching lower-speed peripheral ICs to processors and microcontrollers in short-distance.


The I<sup>2</sup>C uses only two bidirectional open-drain lines, that are serial data line (SDA) and serial clock line (SCL). Logic 0 is output by sinking the bus to ground, and logic 1 is output by letting the bus to floating state, and via the pull-up resistor pulls it to high.

### 8.10.2. Features

- Multi-master capability
- Supports I<sup>2</sup>C master and slave mode
- Optional clock

### 8.10.3. Block Diagram

The figure is the block diagram of I<sup>2</sup>C.




## Function Description

In GPMQ9103A, I2C supports 7-bit or 10-bit (depending on the device used) address space. Only two wires (SCK and SDA) are needed to implement the protocol. In multi-master I2C-bus mode, multiple microprocessors can receive or transmit serial data to or from slave devices. If more than one master simultaneously tries to control the line, an arbitration mechanism is used to judge which one is bus owner. In I2C controller, four transfer modes are supported:

- master transmit – master is sending data to a slave.
- master receive – master is receiving data from a slave.
- slave transmit – slave is sending data to the master.
- slave receive – slave is receiving data from the master.

## Formats of I2C frame

Figure shows the frame format of I2C.




The frame format of I2C

### 8.10.4. Master mode

#### 8.10.4.1. Arbitration lost


A master may start a transfer only if the bus is free. Arbitration takes place on the SDA line, while the SCL line is at the HIGH level; while another master is transmitting a LOW level will switch off its DATA output stage. The **I2Cx\_STS.ARB\_LOST** is set by hardware when the I2C interface detects an arbitration lost. Then, I2C controller switches from master to slave mode automatically. A master that still generate clock pulses until the end of the packet when it loses the arbitration. Figure shows an arbitration mechanism of two masters.



Arbitration mechanism of two masters.

#### 8.10.4.2. I2C master transmit with manual mode


In master mode, before using I2C transmits function, user must fill in transfer data and set **I2Cx\_CTRL.I2C\_EN** to 1. In addition, master can indicates slave which is a write transfer by set **I2Cx\_ADDR.R\_W** to 0. Then, I2C will send out data immediately when set **I2Cx\_CTRL.I2C\_TRG**. During an I2C transmission, data shifts out most significant bit first on the SDA pin. The **I2Cx\_STS.TRS\_DONE** flag will be set to 1 when acknowledge bits is finished. Before next transmission, user must clear this bit by CPU. Next, fill in latest data into **I2Cx\_DATA** that will trigger next transfer. If user wants to terminate I2C transmission, set **I2Cx\_CTRL.MST\_STP** and **I2Cx\_CTRL.I2C\_TRG** to 1 that will induce a stop command transfer. Figure shows a master transmit with manual mode.



I2C master transmit with manual mode

#### 8.10.4.3. I2C master receive with manual mode

In master mode, before using I2C receives function, user must fill in transfer data and set **I2Cx\_CTRL.I2C\_EN** to 1. In addition, master can indicates slave which is a read transfer by set **I2Cx\_ADDR.R\_W** to 1. Then, I2C will send out clock when set **I2Cx\_CTRL.I2C\_TRG**. During an I2C transmission, data shifts in most significant bit first from the SDA pin. The **I2Cx\_STS.TRS\_DONE** will be set to 1 when acknowledge bits is finished. Before next transmission, user must clear this bit by CPU. Next, read data from **I2Cx\_DATA** that will trigger next transfer. If user wants to terminate I2C transmission, set **I2Cx\_CTRL.MST\_NACK** to 1 during final read transfer. After final transfer done, set **I2Cx\_CTRL.MST\_STP** and **I2Cx\_CTRL.I2C\_TRG** to 1 that will induce a stop command transfer. Below figure shows a master receive with manual mode.



I2C master receive with manual mode


### 8.10.5. Slave mode

#### 8.10.5.1. General call

In I2C bus, a 'general call' address which can address all devices. All devices should respond acknowledge when this address is used. However, devices can be made to ignore this address. The **I2Cx\_STS.GEN\_CALL** will be set when slave received a general call. CPU can receive an interrupt request if **I2Cx\_CTRL.I2C\_INTE** is set to 1.

#### 8.10.5.2. I2C slave transmit with manual mode

In slave mode, before receiving data from master, user must fill in slave-address and set **I2Cx\_CTRL.I2C\_EN** to 1. Slave controller will set **I2Cx\_STS.SLV\_ADR\_OK** flag to 1 if the received data of slave address is matched **I2Cx\_ADDR**. Else **I2Cx\_STS.I2C\_ADR\_ERR** flag will be set to 1. After slave-address checking, slave controller starts to receive input data that from the master. During an I2C transmission, the **I2Cx\_STS.TRS\_DONE** and **I2Cx\_STS.SLV\_DAT\_OK** flag will be set to 1. User must clear these flags by CPU. Next, read the receiving data from **I2Cx\_DATA**. The transfer will execute until a stop command is received. Figure 10-8 shows a slave transmit with manual mode.




I2C slave transmit with manual mode

#### 8.10.5.3. I2C slave receive with manual mode

In slave mode, before using I2C receives function, user must fill in slave-address, transfer data and set **I2Cx\_CTRL.I2C\_EN** to 1. Slave controller will set **I2Cx\_STS.SLV\_ADR\_OK** flag to 1 if the received data of slave address is matched **I2Cx\_ADDR**. Else **I2Cx\_STS.SLV\_ADR\_ERR** flag will be set to 1. After slave-address checking, filled-in data into **I2Cx\_DATA** and waits **I2Cx\_STS.SLV\_DAT\_OK** flag to be set to 1. The transfer will execute until a stop command is received.

Figure 10-9 shows a slave receive with manual mode.



I2C slave receive with manual mode

## Register map

Base Address : 0x400B_0000				
Name	Description	Offset Address	Access	Reset value
I2C0_CTRL	I2C 0 Control Register	0x000	R/W	0x0000 0000
I2C0_STS	I2C 0 Status Register	0x004	R/W	0x0000 0002
I2C0_ADDR	I2C 0 Transmit Data Register	0x008	R/W	0x0000 00C2
I2C0_DATA	I2C 0 Receive Data Register	0x00C	R/W	0x0000 0000

## Registers

## I2C0 Control Register

I2C0_CTRL I2C 0 Control Register								Address : 0x400B 0000
31	30	29	28	27	26	25	24	
			--					I2C_MODE
23	22	21	20	19	18	17	16	
ERR_SADR_IE	I2C_INTE	I2C_DB_TIME						
15	14	13	12	11	10	9	8	
MST_STR	MST_STP	MST_NACK	--		I2C_CLK_SEL		I2C_EN	
7	6	5	4	3	2	1	0	
			--					I2C_TRG

Bit	Name	Description	Access	Reset value										
[31:25]	--	Reserved	R	0x0										
[24]	I2C_MODE	I2C controller operating mode select bits 0 = slaver mode 1 = master mode	R/W	0x0										
[23]	ERR_SADR_IE	Slaver address error interrupt enable bit 0 = disabled 1 = enabled <b>Note :</b> This bit is available when I2C controller operating in slaver mode.	R/W	0x0										
[22]	I2C_INTE	I2C interrupt enable bit 0 = disabled 1 = enabled	R/W	0x0										
[21:16]	I2C_DB_TIME	SCL / SDA input de-bounce time select bits	R/W	0x0										
[15]	MST_STR	I2C controller issued start command enable bit 0 = disabled 1 = enabled <b>Note :</b> This bit will be cleared automatically when this transfer is finished.	R/W	0x0										
[14]	MST_STP	I2C controller issued stop command enable bit 0 = disabled 1 = enabled <b>Note :</b> This bit will be cleared automatically when this transfer is finished.	R/W	0x0										
[13]	MST_NACK	I2C controller issued non-acknowledge enable bit 0 = disabled 1 = enabled <b>Note :</b> This bit will be cleared automatically when this transfer is finished.	R/W	0x0										
[12:11]	--	Reserved	R	0x0										
[10:9]	I2C_CK_SEL	I2C controller serial clock select bits <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>I2C_CK_SEL[1:0]</td> <td>Clock Source</td> </tr> <tr> <td>00</td> <td>I2C clock is system clock / 128</td> </tr> <tr> <td>01</td> <td>I2C clock is system clock / 256</td> </tr> <tr> <td>10</td> <td>I2C clock is system clock / 768</td> </tr> <tr> <td>11</td> <td>I2C clock is system clock / 1024</td> </tr> </table>	I2C_CK_SEL[1:0]	Clock Source	00	I2C clock is system clock / 128	01	I2C clock is system clock / 256	10	I2C clock is system clock / 768	11	I2C clock is system clock / 1024	R/W	0x0
I2C_CK_SEL[1:0]	Clock Source													
00	I2C clock is system clock / 128													
01	I2C clock is system clock / 256													
10	I2C clock is system clock / 768													
11	I2C clock is system clock / 1024													
[8]	I2C_EN	I2C controller enable bit 0 = disabled 1 = enabled	R/W	0x0										

Bit	Name	Description	Access	Reset value
[7:1]	--	<b>Reserved</b>	R	0x00
[0]	I2C_TRG	<b>The start transmission trigger bit</b> This bit is for master mode only. The I2C master will begin to transmit or receive data when I2C_EN is set to 1. This bit will be cleared by H/W automatically. 0 = disabled 1 = enabled <b>Note:</b> This bit is available when I2C_CTRL.I2C_EN is enabled.	R/W	0x0

**I2C0 Status Register**

I2C 0 Status Register								Address : 0x400B 0004
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--		SCL_9TH	SLV_ADDR_ERR	BUSY	GEN_CALL	--		
7	6	5	4	3	2	1	0	
--	ARB_LOST	--	SLV_ADDR_OK	SLV_DAT_OK	SLV_STP_OK	NO_ACK	TRS_DONE	

Bit	Name	Description	Access	Reset value
[31:12]	--	<b>Reserved</b>	R	0x0
[12]	SCL_9TH	<b>SCL 9<sup>th</sup> clock period</b> 0 = N/A 1 = SCL 9 <sup>th</sup> clock period	R	0x0
[11]	SLV_ADDR_OK	<b>Slaved address error flag</b> read: 0 = slaver address is correct address 1 = slaver address is wrong address write: 0 = no effect 1 = clear this bit	R/W	0x0
[10]	BUSY	<b>I2C controller busy flag</b> read: 0 = No communication on the bus 1 = Communication ongoing on the bus write: 0 = no effect 1 = clear this bit	R/W	0x0
[9]	GEN_CALL	<b>I2C general call flag</b> read: 0 = I2C master has issued general call 1 = I2C master has not issued general call write: 0 = no effect 1 = clear this bit	R/W	0x0
[8:7]	--	<b>Reserved</b>	R	0x0
[6]	ARB_LOST	<b>I2C bus arbitration lost flag</b> read: 0 = I2C bus arbitration lost is not occurred 1 = I2C bus arbitration lost is occurred write: 0 = no effect 1 = clear this bit <b>Note:</b> This error occurs when the I2C interface detects an arbitration lost condition.	R/W	0x0
[5]	--	<b>Reserved</b>	R	0x0

Bit	Name	Description	Access	Reset value
[4]	<b>SLV_ADR_OK</b>	<p><b>Slaved address had been received</b></p> <p>read: 0 = slaver address is not asserted 1 = slaver address is asserted and match to the setting</p> <p>write: 0 = no effect 1 = clear this bit</p>	R/W	0x0
[3]	<b>SLV_DAT_OK</b>	<p>Data transmit or receive done flag</p> <p>read: 0 = data is transmitting or idle now 1 = data is transmission complete</p> <p>write: 0 = no effect 1 = clear this bit</p> <p><b>Note:</b> This bit is used to slaver mode only.</p>	R/W	0x0
[2]	<b>SLV_STP_OK</b>	<p><b>Stop command had received flag</b></p> <p>read: 0 = stop command is not be received 1 = stop command had received</p> <p>write: 0 = no effect 1 = clear this bit</p> <p><b>Note:</b> This bit is used to slaver mode only.</p>	R/W	0x0
[1]	<b>NO_ACK</b>	<p>I2C have not received acknowledging signal.</p> <p>read : 0 = acknowledge 1 = no acknowledge</p>	R/W	0x1
[0]	<b>TRS_DONE</b>	<p><b>I2C controller transmission complete flag</b></p> <p>read: 0 = I2C is idle or on going 1 = I2C finished data transmission</p> <p>write: 0 = no effect 1 = clear this bit</p>	R/W	0x0

**I2C0 Address Register**

I2C0_ADDR I2C 0 Address Register								Address : 0x400B 0008
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								ADR_MODE
15	14	13	12	11	10	9	8	
ADDR2								
7	6	5	4	3	2	1	0	
ADDR1								R_W

Bit	Name	Description	Access	Reset value
[31:17]	--	<b>Reserved</b>	R/W	0x0000
[16]	ADR_MODE	<b>Address mode control bit</b> 0 = 7-bit mode 1 = 10-bit mode <b>Note:</b> This bit is available in slaver mode only.	R/W	0x0
[15:8]	ADDR2	<b>Address 2<sup>nd</sup> Byte</b> 7-bit addressing mode : none 10-bit addressing mode : slave address[7:0]	R/W	0x0
[7:1]	ADDR1[6:2]	<b>Address 1<sup>st</sup> 7Bits</b> 7-bit addressing mode : ADDR1[6:0] = slave address[6:0] 10-bit addressing mode : ADDR1[6:2] = 0x1E ; ADDR1[1:0] = slave address[9:8]	R/W	0x61
[0]	R_W	I2C read / write control signal 0 = write 1 = read <b>Note:</b> This bit is shared between master and slaver mode.	R/W	0x0

### I2C0 Data Register

I2C 0 Data Register								Address : 0x400B 000C
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
I2C_DATA								

Bit	Name	Description	Access	Reset value
[31:8]	--	<b>Reserved</b>	R/W	0x00 0000
[7:0]	<b>I2C_DATA</b>	<b>I2C controller read / write data register</b> <b>Note:</b> The bit is shared by the master and slave modes.	R/W	0x00

## 8.11. Watchdog Timer

### 8.11.1. Overview

The independent watchdog (WDG) is clocked by its own dedicated low-speed clock (LSIRC32K) and thus stays active even if the main clock fails.

The WDG is best suited to applications which require the watchdog to run as a totally independent process outside the main application but has lower timing accuracy.

### 8.11.2. Features

- Free-running down-counter
- Clocked from an independent low speed RC oscillator
- Reset (if watchdog activated) when the down-counter value of 0x000 is reached

### 8.11.3. Function description

When the independent watchdog is started by writing the value 0x99 or 0x66 in the Key register (**WDG\_KEY.KEYCODE**), the counter starts counting down from the reset value of 0xFFFF. When it reaches the end of count value (0x000) a reset signal is generated (WDG reset).


Whenever the key value 0xAA is written in the **KEYCODE** register, the **WDG\_CTRL.RCNT** value is reloaded in the counter and the watchdog reset is prevented.

### 8.11.4. Register access protection

Write access to the **WDG\_CTRL** register is protected. To modify it, user must first write the code 0x55 in the **WDG\_CTRL** register. A write access to this register with a different value will break the sequence and register access will be protected again.

This implies that it is the case of the reload operation (writing 0xAA).

### 8.11.5. Block diagram



### Register Map

Base Address : 0x400D_0000				
Name	Description	Offset Address	Access	Reset value
WDG_KEY	Watchdog Key Register	0x000	R/W	0x0000 0000
WDG_CTRL	Watchdog Control Register	0x004	R/W	0x0FF 0000

## Registers

## Watchdog Key Register

WDG_KEY								Watchdog Key Register		Address : 0x400D 0000	
31	30	29	28	27	26	25	24	--	--	--	--
23	22	21	20	19	18	17	16	--	--	--	--
15	14	13	12	11	10	9	8	--	--	--	--
7	6	5	4	3	2	1	0	KEYCODE			

Bit	Name	Description	Access	Reset value
[31:8]	--	<b>Reserved</b>	R	0
[7:0]	<b>KEYCODE</b>	<b>Watchdog Key Code</b> AA = Reload the watchdog down counter value from <b>WDG_CTRL.RCNT</b> 55 = Enable access to WDG_CTRL 99 = Start the Watchdog counting without reset function 66 = Start the Watchdog counting with reset function 00 = Disable Watchdog function	R/W	0

### Watchdog Control Register

WDG_CTRL Watchdog Control Register								Address : 0x400D 0004			
31	30	29	28	27	26	25	24				
--				RCNT							
23	22	21	20	19	18	17	16				
RCNT											
15	14	13	12	11	10	9	8				
--				PRESCALE							
7	6	5	4	3	2	1	0				
--		WDG_WORST	WDG_WIRST	--	WDG_EVEN	WDG_IFLG	WDG_INTEN				

Bit	Name	Description	Access	Reset value
[31:28]	--	Reserved	R	0
[27:16]	RCNT	Watchdog counter reload value	R/W	0xFFFF
[15:11]	--	Reserved	R	0
[10:8]	PRESCALE	Watchdog clock pre-scaler 000 = LSIRC/1 001 = LSIRC/4 010 = LSIRC/8 011 = LSIRC/16 100 = LSIRC/32 101 = LSIRC/64 110 = LSIRC/128 111 = LSIRC/256	R/W	111
[7:6]	--	Reserved	R	0
[5]	WDG_WORST	Watchdog running without reset function 0 = Disabled 1 = Enabled Note: This bit effect based on WDG_KEY	R	0
[4]	WDG_WIRST	Watchdog running with reset function 0 = Disabled 1 = Enabled Note: This bit effect based on WDG_KEY	R	0
[3]	--	Reserved	R	0
[2]	WDG_EVEN	Watchdog event Enable 0 = Disabled 1 = Enabled Note: When RCNT down-count to zero, watchdog sends event to CPU. Note: It can wake up CPU from sleep mode via WFE.		
[1]	WDG_IFLG	Watchdog timer timeout Flag 0 = RCNT not down-count to zero. 1 = RCNT down-count to zero. Note: It's cleared by writing 1.	R/W	0
[0]	WDG_INTEN	Watchdog Interrupt Enable 0 = Disable. 1 = Enable. Note : When RCNT down-count to zero, watchdog sends IRQ to CPU.	R/W	0

## 8.12. WPC (Wireless Power Controller ) RX

### 8.12.1. Overview

A wireless power system can be controlled easily with GPMQ9103A. Wireless Power Controller RX built-in several control register to make communication signals from RX to TX and modulated by ASK. And receive TX communication by FSK modulation. The communication method, data rates and data packet formats are defined by the Qi standard and be implement in these control registers.

#### Register Map

Base Address : 0x4016_0000				
Name	Description	Offset Address	Access	Reset value
WPRX_KEY	Wireless Power RX Key Register	0x000	R/W	0x0000 0000
WPRX_CTRL	Wireless Power RX Control Register	0x004	R/W	0x0000 0000
WPRX_INT	Wireless Power RX Interrupt Register	0x008	R/W	0x0000 0000
WPRX_STS	Wireless Power RX Status Register	0x00C	R	0x0000 0000

## Registers

### Wireless Power RX Key Register

Wireless Power RX Key Register								Address : 0x4016 0000
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
KEYCODE								

Bit	Name	Description	Access	Reset value
[31:8]	--	<b>Reserved</b>	R	0
[7:0]	KEYCODE	<b>Wireless Power RX Control Register Key Code</b> Write 0xA5 to WPRX_KEY, the WPRX_CTRL registers will be unlock, all bit fields can be accessed.	R/W	0

## Wireless Power RX Control Register

Wireless Power RX Control Register								Address : 0x4016 0004
31	30	29	28	27	26	25	24	
			--					
23	22	21	20	19	18	17	16	
			--					
15	14	13	12	11	10	9	8	
			--					
7	6	5	4	3	2	1	0	
FAULT_INT	--	CLAMP_ON_SEL	COMM_ON_SEL	COMM	CLAMP	SINK		

Bit	Name	Description	Access	Reset value
[31:8]	--	<b>Reserved</b>	R	0
[7]	FAULT_INT	<b>Fault Interrupt Pin Switch Enable (Write Protected)</b> 0 = Pin TNT pulled up to VDD18. 1 = Pin TNT pulled up to Low.	R/W	0
[6:5]	--	<b>Reserved</b>	R	0
[4]	CLAMP_ON_SEL	<b>CLAMP1/2 Turn On Mode Selection (Write Protected)</b> 0 = Turn on CLAMP1/2 MOS by WPRX_CTRL.CLAMP directly 1 = Turn on CLAMP1/2 MOS when AC1/AC2 in 0v.	R/W	0
[3]	COMM_ON_SEL	<b>COMM1/2 Turn On Mode Selection (Write Protected)</b> 0 = Turn on COMM1/2 MOS when AC1/AC2 in 0v. 1 = Turn on COMM1/2 MOS by WPRX_CTRL.COMM directly	R/W	0
[3]	COMM	<b>COMM1/2 Pin Switch Enable (Write Protected)</b> 0 = Turn Off 1 = Turn On	R/W	0
[1]	CLAMP	<b>CLAMP1/2 Pin Switch Enable (Write Protected)</b> 0 = Turn Off 1 = Turn On	R/W	0
[0]	SINK	<b>SINK Pin Switch Enable (Write Protected)</b> 0 = Turn Off 1 = Turn On	R/W	0

**Wireless Power RX Interrupt Register**

WPRX_INT		Wireless Power RX Interrupt Register						Address : 0x4016 0008	
31	30	29	28	27	26	25	24		
		--							
23	22	21	20	19	18	17	16		
FSK_TMO_FLG	CHG_FLG_OV_R	RECT_OVP_FLG_G	VOUT_CHG_FLG_G	VOUT_OCL_FLG_G	VOUT_OV_FLAG	OTP140_FLG	OTP130_FLG		
15	14	13	12	11	10	9	8		
		--							
7	6	5	4	3	2	1	0		
FSK_TMO_INT_E	--	RECT_OVP_IN_TE	VOUT_CHG_IN_TE	VOUT_OCL_IN_TE	VOUT_OV_INT_E	OTP140_INTE	OTP130_INTE		

Bit	Name	Description	Access	Reset value
[31:23]	--	Reserved	R	0
[23]	FSK_TMO_FLG	<b>FSK Timeout Flag</b> 0 = None 1 = AC1/AC2 don't active over 8ms. Note: Write 1 to clear this bit.	R/W	0
[22]	CHG_FLG_OVR	<b>VOUT_CHG_FLG Flag Override</b> 0 = None. 1 = VOUT switch ON/OFF changed when VOUT_CHG_FLG is high. Note: Write 1 to clear this bit.	R/W	0
[21]	RECT_OVP_FLG	<b>Rectifier Over Voltage Flag</b> 0 = None 1 = Rectifier voltage > RECT_OVP occurs. Note: Write 1 to clear this bit.	R/W	0
[20]	VOUT_CHG_FLG	<b>VOUT Voltage Change Flag</b> 0 = None 1 = VOUT switch ON/OFF changed. Note: Write 1 to clear this bit.	R/W	0
[19]	VOUT_OCL_FLG	<b>VOUT Over Current Limit Flag</b> 0 = None 1 = VOUT Source Current > LDOVOUT_CL occurs. Note : Write 1 to clear this bit.	R/W	0
[18]	VOUT_OV_FLAG	<b>VOUT Over Voltage Flag</b> 0 = None. 1 = VOUT Voltage > (LDOVOUT_SEL * 1.25) occurs Note: Write 1 to clear this bit.	R/W	0
[17]	OTP140_FLG	<b>Over Temperature 140°C Flag</b> 0 = None 1 = Die Temperature T > 140°C occurs Note: Write 1 to clear this bit.	R/W	0
[16]	OTP130_FLG	<b>Over Temperature 130°C Flag</b> 0 = None. 1 = Die Temperature T > 130°C Note: Write 1 to clear this bit.	R/W	0
[15:8]	--	Reserved	R	0
[7]	FSK_TMO_INTE	<b>FSK Timeout Interrupt Enable</b> 0 = Disabled		

Bit	Name	Description	Access	Reset value
		1 = Enabled		
[6]	--	<b>Reserved</b>	R	0
[5]	<b>RECT_OVP_INTE</b>	<b>Rectifier Over Voltage Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[4]	<b>VOUT_CHG_INTE</b>	<b>VOUT Voltage Change Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[3]	<b>VOUT_OCL_INTE</b>	<b>VOUT Over Current Limit Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[2]	<b>VOUT_OV_INTE</b>	<b>VOUT Over Voltage Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[1]	<b>OTP140_INTE</b>	<b>Over Temperature 140°C Protect Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0
[0]	<b>OTP130_INTE</b>	<b>Over Temperature 130°C Protect Interrupt Enable</b> 0 = Disabled 1 = Enabled	R/W	0

## Wireless Power RX Status Register

Wireless Power RX Status Register								Address : 0x4016 000C
31	30	29	28	27	26	25	24	
--								
23	22	21	20	19	18	17	16	
--								
15	14	13	12	11	10	9	8	
--								
7	6	5	4	3	2	1	0	
--		RECT_OVP	VOUT_STS	VOUT_OCL	VOUT_OV	OTP140	OTP130	

Bit	Name	Description	Access	Reset value
[31:6]	--	Reserved	R	0
[5]	RECT_OVP	Rectifier Over Voltage Status 0 = Rectifier voltage < RECT_OVP 1 = Rectifier voltage > RECT_OVP	R	0
[4]	VOUT_STS	VOUT Status 0 = VOUT OFF 1 = VOUT ON	R	0
[3]	VOUT_OCL	VOUT Over Current Limit 0 = VOUT Source Current < LDOVOUT_CL 1 = VOUT Source Current > LDOVOUT_CL	R	0
[2]	VOUT_OV	VOUT Over Voltage 0 = VOUT Voltage < (LDOVOUT_SEL * 1.25) 1 = VOUT Voltage > (LDOVOUT_SEL * 1.25)	R	0
[1]	OTP140	Over Temperature 140°C Protect 0 = Die Temperature T < 120°C 1 = Die Temperature T > 140°C	R	0
[0]	OTP130	Over Temperature 130°C Protect 0 = Die Temperature T < 114°C 1 = Die Temperature T > 130°C	R	0

## 9. ELECTRICAL CHARACTERISTICS

### 9.1. Absolute maximum ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Symbol	Parameter	Conditions	Min.	Max.	Unit
AC1/2, COMM1/2, CLAMP1/2	Absolute Maximum Pin Voltage		-0.8	24	V
/EN	Absolute Maximum Pin Voltage		-0.3	28	V
SINK, VRECT	Absolute Maximum Pin Voltage		-0.3	24	V
VDD18	Absolute Maximum Pin Voltage		-0.3	2	V
/INT, SCK, SDA, VDD5V, NTC, GPIO[4:0]	Absolute Maximum Pin Voltage		-0.3	6	V
BST1/2	Absolute Maximum Pin Voltage		-0.3	26	V
VOUT	Absolute Maximum Pin Voltage		-0.3	20	V
IOUT	Maximum Current on Pin			2.5	A
$I_{SINK}$ , $I_{CLAMP1}$ , $I_{CLAMP2}$	Maximum Current on Pin			1	A
$I_{COMM1}$ , $I_{COMM2}$	Maximum RMS Current on Pin			0.5	A
$I_{AC1}, I_{AC2}$	Maximum RMS Current from Pin			2	A

#### 9.1.1. Electrostatic discharge ratings

Electrostatic discharges are applied to the pins of each sample according to each pin combination. This test conforms to the JESDA22-A114/C101 standard.

Symbol	Parameter	Conditions	Min.	Max.	Unit
$V_{ESD}$	Electrostatic Discharge Voltage	Human Body Model; All Pins		2000	V
		Machine Model		200	V
		Charged-Device Model		500	V
$I_{LATCH}$	I/O Latch-Up Current	$(0.5VDD) < V_{IN} < (1.5VDD)$		100	mA

## 9.2. Operation conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the GPMQ9103A. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Symbol	Parameter	Conditions	Min.	Max.	Unit
VDD	Standard operating voltage		3	5.5	V
f <sub>HCLK</sub>	Internal AHB clock frequency		0	48	MHz
f <sub>PCLK</sub>	Internal APB clock frequency		0	48	MHz
T <sub>A</sub>	Ambient Temperature		-40	85	°c
T <sub>J</sub>	Junction Temperature		-40	150	°c
T <sub>STG</sub>	Storage Temperature		-65	150	°c

## 9.3. Power-Up and Reset Characteristics

T<sub>A</sub> = -40°C to 85°C , unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
VRECT <sub>UVLO</sub> <sup>(1)</sup>	Under-Voltage Lock-Out			2.8		V

(1) Guaranteed by characterization results, not tested in production.

## 9.4. Electrical characteristics

T<sub>A</sub> = -40°C to 105°C; VRECT = 2.4v to 5.5v; COUT = 4.7μF, /EN = LOW; Typical values are at T<sub>A</sub> = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Rectifier						
VRECT UVLO	Under-Voltage Lock-Out	VRECT ramps from 0 to 4V	2.5	2.8	3	V
VRECT HYS	UVLO Hysteresis			0.3		V
VRECT OVP	VRECT Over Voltage Protect	Selectable : 11/13/15/17	-5%		5%	V
VRECT HYS	VRECT OVP Hysteresis			1		V
Ron	Rectifier Switch Rds ON			35		mΩ
C of CLAMP1/2				0.47		uF
C of COMM1/2				0.022		uF
C of BST1/2			0.01	0.015		uF
C of VRECT			20	30		uF
Power Switch / LDO						
ILIM	Current limit level	Selectable : 1A, 1.5A, 2A	-10%	1 ~ 2	10%	A
IOUT	Maximum Output Current			1.67		A
VOUT	Output voltage	Selectable : 5/7/9/12v, -2%	-3%	5 ~ 12	+3%	V
VOUT OVP	VOUT Over Voltage Protect			VOUT+25%		V
V5P0 LDO						
V5P0 LDO		Selectable : 4.5/5.0/5.2/5.5	-5%	4.5 ~ 5.5	5%	V
C <sub>V5P0</sub>			0.5	1	4.7	uF
V1P8 LDO						
V1P8 LDO			1.62	1.8	1.98	V
C <sub>V1P8</sub>			0.5	1	4.7	uF
Quiescent						
ISHD	Shot down mode current	/EN = H, VRECT=12.3v		500		uA
IACT	Supply current	/EN = L, VRECT=12.3v, No load		3		mA


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Temperature Sensor						
Avg_Slope	Average slope			1.625		mV/°C
V25	Voltage at 25 °C			0.752		V
T <sub>W</sub>	Thermal Warning			130		°C
T <sub>SD</sub>	Thermal Shut-Down			140		°C
GPIO						
V <sub>IL</sub>	Standard IO input low level voltage				0.7	V
V <sub>IH</sub>	Standard IO input high level voltage		1.4			V
V <sub>OL</sub>	Standard IO output low level voltage	I <sub>LOAD</sub> = 8mA			0.36	V
R <sub>PU</sub>	Weak pull-up equivalent resistor			50		KΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor			50		KΩ
I <sub>LKG</sub>	Input leakage current		-1		1	μA
Reset Pin						
V <sub>IL</sub>	Standard IO input low level voltage				0.7	V
V <sub>IH</sub>	Standard IO input high level voltage		1.4			V
R <sub>PU</sub>	Weak pull-up equivalent resistor	VDD = 3.3v, VIN = VSS		50		KΩ
I <sub>LKG</sub>	Input leakage current	VSS ≤ VIN ≤ VDD	-1		1	μA
10Bit ADC						
V <sub>DDADC</sub>	ADC supply voltage		3		5.5	V
V <sub>ADCREF</sub>	ADC reference voltage		-1%	2.1	+1%	V
V <sub>ADCIN</sub>	Conversion voltage range		0		V <sub>ADCREF</sub>	V
Channel	ADC measure channel			12		Ch
RES <sub>ADC</sub>	Resolution			10		Bit
f <sub>ADC</sub>	ADC clock frequency			1.5		MHz
f <sub>SAMP</sub>	Sampling rate	ts = 1/f <sub>ADC</sub>		107		KSPS
R <sub>int</sub>	Sampling switch resistance			0.5		KΩ
C <sub>s</sub>	Internal sample and hold capacitor			0.1		pF
T <sub>s</sub>	Sampling time		1		200	1/f <sub>ADC</sub>
t <sub>conv</sub>	Total conversion time (including sampling time)	F <sub>ADC</sub> = 1.5MHz	9.33		142	μS
			14 to 213 (ts for sampling +13 for successive approximation)			1/f <sub>ADC</sub>
E <sub>O</sub>	Offset error		-3		+3	LSB
E <sub>D</sub>	Differential linearity error		-0.5		+0.5	LSB
E <sub>L</sub>	Integral linearity error		-1		+1	LSB
IOSC 48M						
f <sub>HSIRC</sub>	Internal high speed RC frequency			48		MHz
Duty	Duty cycle		45	50	55	%
ACC <sub>HSIRC</sub>	Accuracy of the HS oscillator		-1.5		1.5	%
IOSC 32K						
f <sub>LSIRC</sub>	Internal low speed RC frequency			31.25		KHz

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Duty	Duty cycle			50		%
ACC <sub>LSIRC</sub>	Accuracy of the LS oscillator		-1.5		1.5	%

- (1) Guaranteed by characterization results, not tested in production.
- (2) The ADC is monotonic, there are no missing codes.
- (3) EO = Offset Error: deviation between the first actual transition and the first ideal one.
- (4) ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
- (5) EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.


## 10. PACKAGE DIMENSIONS


WLCSP (footprint)



SYMBOL	WLCSP2.56*3.86-52			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.55	0.65	0.022	0.026
A1	0.17	0.22	0.007	0.009
b	0.24	0.30	0.009	0.012
D	2.56	2.64	0.101	0.104
E	3.86	3.94	0.152	0.155
e	0.40 BSC		0.016 BSC	
aaa	0.08		0.003	

TQFN40 (5x5x mm footprint)





S Y M B O L	TQFN5*5-40B			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
A3	0.20 REF		0.008 REF	
b	0.15	0.25	0.006	0.010
D	4.90	5.10	0.193	0.201
D2	3.50	3.70	0.138	0.146
E	4.90	5.10	0.193	0.201
E2	3.50	3.70	0.138	0.146
e	0.40 BSC		0.016 BSC	
L	0.35	0.45	0.014	0.018
K	0.20		0.008	
aaa	0.08		0.003	

## **11. DISCLAIMER**

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Generalplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. GENERALPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, GENERALPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. GENERALPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by GENERALPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

## 12. REVISION HISTORY

Date	Revision #	Description	Page
Nov. 17, 2020	0.3	Modify some description in article. 1) WPC Qi compliant 2) The ADC_RDY status after ADCx_CTRL0.ADC_E set to 1	5 111
Jan. 31, 2020	0.2	Modify some description in article. 1) Change VREC OVP Level 2) Remove I2C/ADC DMA function description 3) Remove function of FSK_MOD_HYS and change to CLAMP_ON_SEL & COMM_ON_SEL.	59 142 161
Jun. 17, 2019	0.1	Preliminary version	