



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

Connecting Cypress Flash Memory to a System Address Bus

AN202720 discusses how flash memories may be connected to a system address bus and how software should issue device commands to the flash devices.

1 Introduction

How Flash memories may be connected to a system address bus and how software should issue device commands to the Flash devices.

2 Organization Modes

Most Cypress Flash devices have either a byte-wide internal organization or can be used in “byte mode”, a mode that presents an 8-bit wide organization to the system. Many Cypress Flash devices can also present a 16-bit wide organization to the system referred to as “word mode”. Cypress also offers 32-bit wide Flash in both standalone Flash, for the Automotive Industry (S29CD family), and Multi Chip Products for general use.

3 Flash Address Pin Labels

The address pins for byte-wide-only Flash devices are labeled A0 to AN, where AN is the highest order address bit. A0 is the lowest order address bit.

The address pins for x8/x16 Flash devices are labeled in terms of Byte/Word selection.

In word mode, the pins are labeled as A0 through AN, where AN is the highest order address bit. A0 is the lowest order address bit. In word mode there is no means to individually select a byte within a word.

In byte mode, the pins are labeled as DQ15/ A-1 through AN. In Byte mode the DQ15/ A-1 pin functions as the lowest order address bit, and is referred to as A-1 (read “A minus 1”, to indicate that the bit is one order lower than A0).


4 Word Mode Address Interface

A common situation is a byte-addressed processor (see note), which is connected to a 16-bit flash device.

In a byte-addressed processor system, when consecutive 16-bit word locations are read, the address from one location to the next is increased by two. Take a processor with 4-bit address bus and 16-bit data bus as an example, the consecutive word addresses will look like this: 0000, 0010, 0100, 0110, etc. If the processor address bits are connected to the same order Flash address bits (SA0 -> A0, SA1 -> A1, and so on), odd locations of the Flash memory will not be read. In order to avoid this situation, the processor address bit SA1 should be connected to the Flash address bit A0, SA2 should be connected to A1 and so on (As shown in [Figure 1](#)). Processor address bit SA0 is not connected to the Flash device. The addresses (in above example) seen by the Flash device with this connection will be consecutive and look like this: 000, 001, 010, 011.

Note: A byte-addressed Processor is a Processor with an address bus whose basic unit of address is byte. For example the 8051 and 68HC11.

Figure 1. Byte Address Processor Connected to Word Mode Flash



Another common situation is a byte-addressed processor connected to either a x8/x16 Flash device operated in byte mode (Figure 2), or a x8 Flash device (Figure 3.). In this case, each consecutive byte access from the processor needs to select a specific byte in the Flash memory array. The processor address bit SA0 is connected to the Least Significant Bit (LSB) of the Flash address (which is labeled A0 in x8-only devices, and DQ15/A-1 in x8/x16 devices).

Figure 2. Byte Address Processor Connected to Byte Mode x8/x16 Flash





Figure 3. Byte Address Processor Connected to x8-only Flash



Cypress Flash devices can also be used in parallel, such as might be the case when using two x8-only devices in parallel to form a 16-bit data bus (Figure 4.). This situation is extensible to 32-bit processor buses when combined with four byte-wide devices in parallel (Figure 5), or two word-wide devices in parallel (Figure 6). In these cases, the Flash devices are being treated as portions of a wider memory. Higher order processor address lines are

connected to lower order Flash address lines for the same reason discussed in "Word Mode Address Interface" section.

Note: The DQ15/A-1 signal only appears in x8/x16 devices. When operating in x8 (or byte) mode, the DQ15/A-1 signal is the LSB bit of the Flash address bus. In x16 (or word) mode, the DQ15/A-1 signal is the MSB bit of the Flash data bus and A0 is the LSB of the Flash address bus.

Figure 4. Byte Address Processor Connected to Two x8-only Flash on a 16-Bit-Wide Data Bus




Figure 5. Byte Address Processor Connected to Four x8-Only Flash on a 32-Bit-Wide Data Bus





Figure 6. Byte Address Processor Connected to Two x16 Flash on a 32-Bit-Wide Data Bus



What is important from the above system examples is to note that the mapping between processor address lines and Flash address lines changes depending on the Flash device mode (x8/x16 mode) in use, the data bus width of the system and how the processor address bus is connected to the Flash address bus.

The Flash device monitors and expects certain pattern values on address bits A10 - A0, data bits DQ7 -DQ0 when commands are written to it. System designers must therefore supply the expected address patterns and values from the Flash device point of view.

4.1 Address Command Patterns on X8/x16 Flash devices

For each command listed in [Table 3](#), there is an associated set of address/data patterns that must be written in a particular sequence in order to instruct the Flash device to perform specific functions.

It can also be seen that the address patterns, 555, 2AA required for each command sequence are different for Byte mode and Word mode. [Table 1](#) and [Table 2](#) help visualize the address pins and address values.

The device internal control logic is monitoring the address bits A10-A0, and data bits DQ7-DQ0 for the correct command patterns. The rest of the address bits and data bits are "Don't Care".

Table 1. Command Patterns in Word Mode and Byte Mode

First Unlock cycle/ Address Pattern												
x8/x16 Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	A-1
Word Mode	1	0	1	0	1	0	1	0	1	0	1	
(Hex)	5			5			5					
Byte Mode	1	0	1	0	1	0	1	0	1	0	1	0
(Hex)	A				A				A			

Table 2. Command Patterns in Word Mode and Byte Mode (continued)

Second Unlock cycle/ Address Pattern												
x8/x16 Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	A-1
Word Mode	0	1	0	1	0	1	0	1	0	1	0	
(Hex)	2			A			A					
Byte Mode	0	1	0	1	0	1	0	1	0	1	0	1
(Hex)	5				5				5			

Table 3. x8/x16 Flash Basic Command Definitions

Command Sequence			Cycles	Bus Cycles												
				First		Second		Third		Fourth		Fifth		Sixth		
				Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read			1	RA	RD											
Reset			1	XXX	F0											
Autoselect	Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	01					
		Byte	4	AAA	AA	555	55	AAA	90	X00	01					
	Device ID, Top Boot Block	Word	4	555	AA	2AA	55	555	90	X01	22DA					
		Byte	4	AAA	AA	555	55	AAA	90	X02	DA					
	Device ID, Bottom Boot Block	Word	4	555	AA	2AA	55	555	90	X01	225B					
		Byte	4	AAA	AA	555	55	AAA	90	X02	5B					
	Sector Protect Verify	Word	4	555	AA	2AA	55	555	90	(SA) X02	XX00 XX01					
		Byte	4	AAA	AA	555	55	AAA	90	(SA) X04	00 01					
Program	Word	4	555	AA	2AA	55	555	A0	PA	PD						
	Byte	4	AAA	AA	555	55	AAA	A0	PA	PD						
Unlock Bypass	Word	3	555	AA	2AA	55	555	20								
	Byte	3	AAA	AA	555	55	AAA	20								
Unlock Bypass Program			2	XXX	A0	PA	PD									
Unlock Bypass Reset			2	XXX	90	XXX	00									
Chip Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10		
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10		
Sector Erase	Word	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30		
	Byte	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30		
Erase Suspend			1	XXX	B0											
Erase Resume			1	XXX	30											

The command definition tables, provided in all Cypress Flash data sheets, are structured to represent what the Flash is required to “see” on its address lines and data lines for a particular operation to execute. Since the Flash address may be connected in different ways (as illustrated earlier), the address values in the tables may need to be “shifted” accordingly when writing software driver code, to reflect the processor and Flash address bus relationship, in order for the Flash device to recognize the proper bit patterns.

Developers therefore should be aware that the Command Definition Tables in Cypress Flash data sheets are from the Flash point of view, but that the code has to be constructed from the Processor point of view.

4.2 Address Command Patterns on 16-Bit and higher Data Bus Width Systems

The same is true when more than one Flash device is used in parallel to serve a wider data bus. The relative positions of processor and Flash address lines will shift more as shown in [Figure 4](#), [Figure 5](#), and [Figure 6](#). The expected patterns shown in the Command Definition Table must be shifted up in the Processor code viewpoint so the required patterns remain on the desired Flash address pins. [Table 4](#), [Table 5](#), [Table 6](#), and [Table 7](#) help visualize the relationships in a 16-bit and 32-bit data bus system.

[Table 4](#) and [Table 5](#) show the address patterns 555h, 2AAh from the Flash and Processor (software) point of view in a 16-bit system. Note that the address connections between the Flash and Processor are shifted by one bit for the reason discussed in [Word Mode Address Interface](#).

Table 6 and Table 7 show the address patterns 555h, 2AAh from the Flash and Processor (software) point of view in a 32-bit system. Note that the address connections between the Flash and Processor are shifted by two bits for similar reasons discussed in [Word Mode Address Interface](#).

Table 4. Address Pattern 555h in a 16-bit System

	Address Bits and Values											
Processor Address	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
Address Pattern Required By Flash (555h)	1	0	1	0	1	0	1	0	1	0	1	
Address Pattern from Software Point of view (AAAh)	1	0	1	0	1	0	1	0	1	0	1	0

Table 5. Address Pattern 2AAh in a 16-bit System

Description	Address Bits and Values											
Processor Address	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	
Address Pattern Required By Flash (2AAh)	0	1	0	1	0	1	0	1	0	1	0	
Address Pattern from Software Point of view (554h)	0	1	0	1	0	1	0	1	0	1	0	0

Table 6. Address Pattern 555h in a 32-bit System

Description	Address Bits and Values													
Processor Address	A12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	
Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0			
Address Pattern Required By Flash (555h)	1	0	1	0	1	0	1	0	1	0	1			
Address Pattern from Software Point of view (1554h)	1	0	1	0	1	0	1	0	1	0	1	0	0	

Table 7. Address Pattern 2AAh in a 32-bit System

Description	Address Bits and Values													
Processor Address	A12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	
Flash Address	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0			
Address Pattern Required By Flash (2AAh)	0	1	0	1	0	1	0	1	0	1	0			
Address Pattern from Software Point of view (0AA8h)	0	1	0	1	0	1	0	1	0	1	0	0	0	

4.3 Some Address Lines are Don't Care

Not all address bits are checked for the address patterns by the Flash memory. The upper address bits, AN-A11, are “don't care” from the viewpoint of any Cypress Flash device. For some AMD legacy 5-volt Flash devices, AN - A14 bits are “Don't Care”. Always check the notes below the Command Definition table in the datasheet to determine which address bits are the “Don't Care” bits.

4.4 Handling Bank, Sector, and Programming Offsets

In certain commands, a bank, sector, or programming offset address must be given in order for the command to correctly begin. Flash address bits AN-A12 are used for these purposes.

Bank addresses (listed as “BA” in Cypress data sheets) are used in Simultaneous Read-Write devices to uniquely identify one of the device's specific banks. For example, the S29JL064H data sheet specifies that address bits A21-A19 uniquely select a specific bank.

Sector Addresses (SA in Cypress data sheets) are used for sector specific Flash operations (such as Sector Erase and Sector Protect Verify). For devices with 64K bytes sectors address bits AN-A12 are used to uniquely specify a sector. Refer to individual data sheet for the exact sector addresses.

The Program Address Offset (PA in Cypress data sheets) is simply an offset from the beginning of the device into the Flash Array. It is simply the desired byte offset into the array in which data will be programmed. The offset address can span the entire address range (AN-A0). None of the address bits are considered “don't cares.”

Flash sector and bank sizes are always quoted in terms of bytes/words in the datasheets. In the most common system implementation using a single byte or word mode Flash, the system byte address of the processor matches with the quoted sector address boundaries since both are in terms of bytes. There is no special adjustment needed for the system address in these common system implementations. However, where parallel Flash devices are used on a wider data bus, the bank, sector, and programming offset addresses will have to be shifted up to match the Flash device viewpoint.

5 Conclusion

The Flash memory command definition tables found in all Cypress Flash datasheets always show addresses from the viewpoint of the Flash address lines in use for the particular mode (byte or word). These tables also assume a system where the Flash memory is in an organization mode that matches the width of the data bus. Those who write software drivers for Flash devices must consider the system implementation of a single device versus two or more Flash devices in parallel when determining the degree to which addresses shown in the command tables may need to be shifted up in order for Flash devices to properly recognize the Flash commands.

For the most common system configurations, software drivers have already been written for Cypress Flash memories. These are available as C source code via the Cypress website (<http://www.cypress.com>).

Document History Page

Document Title: AN202720 - Connecting Cypress Flash Memory to a System Address Bus				
Document Number: 002-02720				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	–	–	01/30/2006	Initial version
*A	5005436	MSWI	11/06/2015	Updated in Cypress template
*B	5866759	AESATMP8	08/29/2017	Updated logo and Copyright.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSOC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.