


CYW954907AEVAL1F



*** INDEX ***

- SHEET 1: System Block Diagram
- SHEET 2: WICED/Arduino Header Pairs
- SHEET 3: Power
- SHEET 4: Program/Debug, Reset
- SHEET 5: CYW54907-based SiP (10mm x 10mm)
- SHEET 6: Bootstraps, Flash
- SHEET 7: RF
- SHEET 8: Reset Delay, Auth IC, uSD
- SHEET 9: WICED/Arduino Headers, ADC
- SHEET 10: MII

SYSTEM BLOCK DIAGRAM

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.			
Title CYW954907AEVAL1F			
Size A	Document Number 630-60379-01	Designer Deval Dave	Rev 1.0
Date: Monday, August 21, 2017	Sheet 1 of 10		

CYW54907-based SiP Pin Name	WICED header net name
PWM_3	PWM_3
PWM_4	PWM_4
PWM_5	PWM_5
I2S0_MCK	I2S0_MCK
I2S0_SD_OUT	I2S0_SD_OUT
I2S0_SCK_BLK	I2S0_SCK_BLK
I2S0_WS_LRCLK	I2S0_WS_LRCLK
GND	GND
SPI_1_CLK	SPI_1_CLK
I2S1_SD_OUT	I2S1_SD_OUT
SPI_1_MISO	SPI_1_MISO
SPI_0_CLK	SPI_0_CLK
SPI_1_MOSI	SPI_1_MOSI
SPI_0_MOSI	SPI_0_MOSI
SPI_1_CS	SPI_1_CS
SPI_0_CS	SPI_0_CS
SPI_0_MISO	SPI_0_MISO
UART0_RXD_IN	UART0_RXD_IN
GND	GND
UART0_TXD_OUT	UART0_TXD_OUT
USB2_HOST_DEV_SEL	USB2_HOST_DEV_SEL
UART0_CTS_IN	UART0_CTS_IN
I2C_0_SCL	I2C_0_SCL
UART0_RTS_OUT	UART0_RTS_OUT
I2C_0_SDA	I2C_0_SDA
I2S1_MCK	I2S1_MCK
I2S1_WS_LRCLK	I2S1_WS_LRCLK
GND	GND
I2S1_SCK_BCLK	I2S1_SCK_BCLK
SDIO_DATA1	SDIO_DATA_1
SDIO_DATA0	SDIO_DATA_0
SDIO_CLK	SDIO_CLK
SDIO_CMD	SDIO_CMD
SDIO_DATA3	SDIO_DATA_3
SDIO_DATA2	SDIO_DATA_2
RF_SW_CTRL_6_UART1_RX_IN	RF_SW_CTRL_6_UART1_RXD
RF_SW_CTRL_7_RSRC_INIT_MODE_UART1_TX_OUT	UART1_TXD
RF_SW_CTRL_8_UART2_RX	RF_SW_CTRL_8_UART2_RXD
RF_SW_CTRL_9_HIB_LPO_SEL_UART2_TX	UART2_TXD
HIB_WAKE	HIB_WAKE
HIB_LPO_SEL	HIB_LPO_SEL
HIB_REG_ON_IN	HIB_REG_ON_IN
USB2_DN	USB2_DN
USB2_DP	USB2_DP

CYW54907-based SiP Pin Name	CYW54907-based SiP Pin Function	Bootstrap option	Arduino header net name	Arduino functions
GPIO_0	UART0_RX		ARD_GPIO0	UART_RX
GPIO_1_GSPI_MODE	UART0_TX	GSPI MODE	ARD_GPIO1	UART_TX
GPIO_13_SDIO_MODE	GPIO_13	SDIO MOD	ARD_GPIO2	GPIO
GPIO_7_WCPU_BOOT_MODE	PWM5	WLAN BOOT	ARD_GPIO3	PWM
GPIO_14	GPIO_14		ARD_GPIO4	GPIO
GPIO_16	PWM2		ARD_GPIO5	PWM
GPIO_15	PWM3		ARD_GPIO6	PWM
I2S0_SD_IN	GPIO_26		ARD_GPIO7	GPIO
N/A(uses external ADC chip)	ADC		ARD_AD0	AD0
N/A(uses external ADC chip)	ADC		ARD_AD1	AD1
N/A(uses external ADC chip)	ADC		ARD_AD2	AD2
N/A(uses external ADC chip)	ADC		ARD_AD3	AD3
N/A(uses external ADC chip)	ADC		ARD_AD4_SDA	AD4, SDA
N/A(uses external ADC chip)	ADC		ARD_AD5_SCL	AD5, SCL
I2S1_SD_IN	GPIO_29		ARD_GPIO8	GPIO
PWM_4	PWM4		ARD_GPIO9	PWM
GPIO_11_ACPU_BOOT_MODE	SPI1_CS, PWM1	APPS BOOT	ARD_SS	PWM, SPI_CS
GPIO_10	SPI1_MOSI, PWM0		ARD_MOSI	PWM, SPI_MOSI
GPIO_12	SPI1_MISO		ARD_MISO	SPI_MISO
GPIO_9_USB_SEL	SPI1_CLK		ARD_SCK	SPI_SCK
GND	GND		GND	GND
N/A (supplied off eval board)	N/A (supplied off eval board)		ARD_AREF	POWER
I2C_1_SDA	I2C_SDA		ARD_AD4_SDA	AD4, SDA
I2C_1_SCL	I2C_SCL		ARD_AD5_SCL	AD5, SCL
NC	NC		ARD_NC	NC
N/A (supplied off eval board)	N/A (supplied off eval board)		ARD_IOREF	POWER
RESET_L	RESET		ARD_RESET	RESET
N/A (supplied off eval board)	N/A (supplied off eval board)		+3V3	POWER
N/A (supplied off eval board)	N/A (supplied off eval board)		NC	POWER
GND	GND		GND	GND
GND	GND		GND	GND
N/A (supplied off eval board)	N/A (supplied off eval board)		VIN_EXT	POWER

CYW54907-based SiP Pin Name	On Board Debug Interface
GPIO2_JTAG_TCK	GPIO2_JTAG_TCK
GPIO3_JTAG_TMS	GPIO3_JTAG_TMS
GPIO4_JTAG_TDI	GPIO4_JTAG_TDI
GPIO5_JTAG_TDO	GPIO5_JTAG_TDO
GPIO6_JTAG_TRST_N	GPIO6_JTAG_TRST_N
RF_SW_CTRL_7_RSRC_INIT_MODE_UART1_TX_OUT	UART1_TXD
RF_SW_CTRL_6_UART1_RX_IN	RF_SW_CTRL_6_UART1_RXD


WICED / ARDUINO HEADER PAIRS

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.

Title CYW954907AEVAL1F		
Size A	Document Number 630-60379-01	Rev 1.0

Date: Monday, August 21, 2017 Sheet 2 of 10

2.1mm DC Jack (centre pin positive)
 Typ.= 5Vdc to 12Vdc
 (Min.= 4.5Vdc)
 (Max.= 15Vdc)



Current monitored +3V3 supply for CYW54907 SiP



POWER

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Monday, August 21, 2017	Sheet 3 of 10

WICED py provision



(Layout note: Please route USB2_DP / USB2_DN signals as a 90ohm differential pair with straight, parallel, equal length traces.)

5,9 USB2_DN
5,9 USB2_DP
5,6,9 USB2_HOST_DEV_SEL





(Layout note: Please route FTDI_USB_DP/ FTDI_USB_DM signals as a 90ohm differential pair with straight, parallel, equal length traces.)

USB-Serial/JTAG




Target Reset



For JTAG from U4 -> SW4: All open
For External JTAG from J3 -> SW4: All Close

Program/Debug, Reset

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date: Monday, August 21, 2017	Sheet 4	of 10



**CYW54907-based SiP
(10mm x 10mm)**

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Tuesday, August 22, 2017	Sheet 5 of 10



- 6,9 HIB_LPO_SEL
- 6,9 HIB_REG_ON_IN
- 6,9 HIB_WAKE
- 9 SPI_0_CLK
- 9 SPI_0_MISO
- 9 SPI_0_MOSI
- 9 SPI_0_CS
- 9 SPI_1_CLK
- 9 SPI_1_MISO
- 9 SPI_1_MOSI
- 9 SPI_1_CS
- 4,9 USB2_DP
- 4,9 USB2_DN
- 4,6,9 USB2_HOST_DEV_SEL
- 8 PWM_0
- 8 PWM_1
- 10 PWM_2
- 9 PWM_3
- 9 PWM_4
- 9 PWM_5
- 4,8,9 RESET_N
- 6 JTAG_SEL
- 6,8 GPIO_8_TAP_SEL
- 4 FTDI_JTAG_TCK
- 4 FTDI_JTAG_TMS
- 4 FTDI_JTAG_TDI
- 4 FTDI_JTAG_TDO
- 4 FTDI_JTAG_TRST
- 8 GPIO_1_GSPI_MODE
- 6 GPIO_7_WCPU_BOOT_MODE
- 9 GPIO_9
- 8 GPIO_11_ACPU_BOOT_MODE
- 6,8 GPIO_13_SDIO_MODE
- 9 GPIO_0
- 9 GPIO_10
- 9 GPIO_12
- 9 GPIO_14
- 9 GPIO_15
- 9 GPIO_16





- HIB_LPO_SEL
- HIB_REG_ON_IN
- HIB_WAKE
- SPI_0_CLK
- SPI_0_MISO
- SPI_0_MOSI
- SPI_0_CS
- SPI_1_CLK
- SPI_1_MISO
- SPI_1_MOSI
- SPI_1_CS
- USB2_DP
- USB2_DN
- USB2_HOST_DEV_SEL
- PWM_0
- PWM_1
- PWM_2
- PWM_3
- PWM_4
- PWM_5
- RESET_N
- JTAG_SEL
- GPIO_8_TAP_SEL
- FTDI_JTAG_TCK
- FTDI_JTAG_TMS
- FTDI_JTAG_TDI
- FTDI_JTAG_TDO
- FTDI_JTAG_TRST
- GPIO_1_GSPI_MODE
- GPIO_7_WCPU_BOOT_MODE
- GPIO_9
- GPIO_11_ACPU_BOOT_MODE
- GPIO_13_SDIO_MODE
- GPIO_0
- GPIO_10
- GPIO_12
- GPIO_14
- GPIO_15
- GPIO_16

- HIB_LPO_SEL
- HIB_REG_ON_IN
- HIB_WAKE
- SPI_0_CLK
- SPI_0_MISO
- SPI_0_MOSI
- SPI_0_CS
- SPI_1_CLK
- SPI_1_MISO
- SPI_1_MOSI
- SPI_1_CS
- USB2_DP
- USB2_DN
- USB2_HOST_DEV_SEL
- PWM_0
- PWM_1
- PWM_2
- PWM_3
- PWM_4
- PWM_5
- RESET_L
- JTAG_SEL
- GPIO_8_TAP_SEL
- GPIO_2_JTAG_TCK
- GPIO_3_JTAG_TMS
- GPIO_4_JTAG_TDI
- GPIO_5_JTAG_TDO
- GPIO_6_JTAG_TRST_L
- GPIO_1_GSPI_MODE
- GPIO_7_WCPU_BOOT_MODE
- GPIO_9_USB_SEL
- GPIO_11_ACPU_BOOT_MODE
- GPIO_13_SDIO_MODE
- GPIO_0
- GPIO_10
- GPIO_12
- GPIO_14
- GPIO_15
- GPIO_16

- SFLASH_CLK
- SFLASH_CS_L
- SFLASH_MOSI_0
- SFLASH_MISO_1
- SFLASH_MISO_2
- SFLASH_MISO_3
- SDIO_CLK
- SDIO_CMD
- SDIO_DATA0
- SDIO_DATA1
- SDIO_DATA2
- SDIO_DATA3
- RF_SW_CTRL_6_UART1_RXD
- RF_SW_CTRL_7_UART1_TXD
- RF_SW_CTRL_8_UART2_RXD
- RF_SW_CTRL_9_UART2_TXD
- I2S0_SCK_BCLK
- I2S0_WS_LRCLK
- I2S0_MCK
- I2S0_SD_IN
- I2S0_SD_OUT
- I2S1_SCK_BCLK
- I2S1_WS_LRCLK
- I2S1_MCK
- I2S1_SD_IN
- I2S1_SD_OUT
- I2C_0_SDA
- I2C_0_SCL
- I2C_1_SDA
- I2C_1_SCL
- UART0_RXD_IN
- UART0_TXD_OUT
- UART0_CTS_IN
- UART0_RTS_OUT
- MII_MDC
- MII_MDIO
- MII_TXC_REF_CLK
- MII_TXEN
- MII_TXD0
- MII_TXD1
- MII_TXD2
- MII_TXD3
- MII_RXC
- MII_RXDV_CRSDV
- MII_RXD0
- MII_RXD1
- MII_RXD2
- MII_RXD3
- MII_COL
- MII_CRSDV


- SFLASH_CLK 6
- SFLASH_CS_N 6
- SFLASH_MOSI_0 6
- SFLASH_MISO_1 6
- SFLASH_MISO_2 6
- SFLASH_MISO_3 6
- SDIO_CLK 8,9
- SDIO_CMD 8,9
- SDIO_DATA_0 8,9
- SDIO_DATA_1 8,9
- SDIO_DATA_2 8,9
- SDIO_DATA_3 8,9
- RF_SW_CTRL_6_UART1_RXD 4,9
- RF_SW_CTRL_7_UART1_TXD 8
- RF_SW_CTRL_8_UART2_RXD 9
- RF_SW_CTRL_9_UART2_TXD 8
- I2S0_SCK_BCLK 9
- I2S0_WS_LRCLK 9
- I2S0_MCK 9
- I2S0_SD_IN 9
- I2S0_SD_OUT 9
- I2S1_SCK_BCLK 9
- I2S1_WS_LRCLK 9
- I2S1_MCK 9
- I2S1_SD_IN 9
- I2S1_SD_OUT 9
- I2C_0_SDA 8,9
- I2C_0_SCL 8,9
- I2C_1_SDA 9
- I2C_1_SCL 9
- UART0_RXD_IN 9
- UART0_TXD_OUT 9
- UART0_CTS_IN 9
- UART0_RTS_OUT 9
- MII_MDC 10
- MII_MDIO 10
- MII_TXC_REF_CLK 10
- MII_TXEN 10
- MII_TXD0 10
- MII_TXD1 10
- MII_TXD2 10
- MII_TXD3 10
- MII_RXC 10
- MII_RXDV_CRSDV 10
- MII_RXD0 10
- MII_RXD1 10
- MII_RXD2 10
- MII_RXD3 10
- MII_COL 10
- MII_CRSDV 10





Pin	Strap Function	Strap Pull	
		Chip Default	Board Default
GPIO_1	gSPI Mode	0	0
GPIO_7	WCPU Boot Mode : 0 = TCROM Boot 1 = TCMSRAM Boot	0	1 R135 = 10K to WLAN_VDDIO
GPIO_11	ACPU Boot Mode : 0 = SOCROM Boot 1 = SOCSRAM Boot	0	0
GPIO_13	SDIO Mode : 0 = SDIO Device 1 = SDIO Host	0	1 R141= 10K to WLAN_VDDIO
GPIO_15	(Note: GPIO_15 is not a strap option for B0 IC)	0	0
RF_SW_CTRL_5	Host DAP Clock Sel	0	0
RF_SW_CTRL_7	Host RSRC Init	0	0
RF_SW_CTRL_9	LPO Sel: 0 = LPO from HIB 1 = Internal 32KHz LPO	0	0

Note: There is no bootstrapping provision for GPIO_1, GPIO_11, GPIO_15, RF_SW_CTRL_5, RF_SW_CTRL_7, and RF_SW_CTRL_9 on this board.





Bootstraps, Flash

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Monday, August 21, 2017	Sheet 6 of 10

Layout note: To bypass the diversity switch, depopulate C82, C74 and populate C83,C73.

Layout note: C82 and C83 need to share a pad.

Layout note: C73 and C74 need to share a pad.



U7 SPDT Is Optional Diversity Switch


U7 SPDT WLAN Antenna Diversity Switch Control Table

MODE OF OPERATION Ant Diversity	ANT0_DIV_RF_SW_CTRL_4 SPDT(U7 Pin2)	ANT1_DIV_RF_SW_CTRL_5 SPDT(U7 Pin5)
WLAN Ant0	1	0
WLAN Ant1	0	1





ALL OTHER STATES UNDEFINED.

RF

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Monday, August 21, 2017	Sheet 7 of 10




- 5 GPIO_1_GSPI_MODE
- 5,6 GPIO_13_SDIO_MODE
- 5,8 GPIO_11_ACPU_BOOT_MODE
- 5,6 GPIO_8_TAP_SEL
- 5,8 GPIO_7_WCPU_BOOT_MODE
- 5 RF_SW_CTRL_7_UART1_TXD
- 5 RF_SW_CTRL_9_UART2_TXD



Reset Delay, Auth IC, uSD

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Monday, August 21, 2017	Sheet 8 of 10


Arduino-compatible Headers (+3V3 I/O only)



Note: J13.6, J13.5 (by default) are used as ADC inputs. To use as I2C pair or as separate GPIOs please move R15, R16 to position B-C.



WICED Header (+3V3 I/O only)

Silkscreen:
"WICED HEADER (+3V3 ONLY)"



Note: UART1 is also used for FTDI USB to UART debug interface.

External ADC




Place acrylic feet at the corners (or as close to) of the board on the bottom layer. Make sure they do not overlap the edge of the board.

F3	F4
NON PCB MOUNT PART	NON PCB MOUNT PART
RUBBER, FEET, 9.5X3.8mm, ACRYLIC	RUBBER, FEET, 9.5X3.8mm, ACRYLIC
TRANSPARENT	TRANSPARENT
SJ5306	SJ5306
F5	F6
NON PCB MOUNT PART	NON PCB MOUNT PART
RUBBER, FEET, 9.5X3.8mm, ACRYLIC	RUBBER, FEET, 9.5X3.8mm, ACRYLIC
TRANSPARENT	TRANSPARENT
SJ5306	SJ5306
ZJ1	
NON PCB MOUNT PART	
CBL,USB-A/MICROUSB-B,M/M,2ft,4/5P	
DATA CABLE,BROADPEBBLE	
99-110080-0001	

Note: UART0 Tx/Rx may also be used as UART interface to Arduino shields via Arduino header J10.1, J10.2

WICED/Arduino Headers, ADC

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.		
Title CYW954907AEVAL1F		
Size B	Document Number 630-60379-01	Rev 1.0
Date:	Monday, August 21, 2017	Sheet 9 of 10



MII

CYPRESS SEMICONDUCTOR TECHNOLOGY CO., LTD.

Title: CYW954907AEVAL1F

Size B	Document Number 630-60379-01	Rev 1.0
--------	---------------------------------	------------

Date: Monday, August 21, 2017 Sheet 10 of 10