

Test case 2: Writing 0x5A5A5A5A into address of SRAM1 0x08010500 with one-bit parity error when ECC error injection is enabled.

The screenshot shows the IDE interface with three main panels:

- Code Editor:** Displays the `irqFaultReport0Handler` function. The line `faultData1 = Cy_SysFlt_GetData1(FAULT_STRUCT0);` is highlighted in red, indicating the current execution point.
- Watch Window:** Shows variables `u25WORD...`, `pf_source` (value: 0x5A5A5A58), and `pRam` (value: Error (c...)).
- Registers Window:** Lists various hardware registers. The `ECC_INJ_EN` register is highlighted with a value of 1, indicating that ECC error injection is enabled.

Memory 1

Go to: 0x08010500 Memory

Address	Hex Data	ASCII Data
0x080104b0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104c0	00 00 00 00 00 00 00 00 00 e8 41 00 00 00 00 00 00A.....
0x080104d0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104e0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104f0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010500	58 5a 5a 5a 00 00 00 00 00 00 00 00 00 00 00 00	XZZZ.....
0x08010510	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010520	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010530	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010540	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010550	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Auto correct is enabled but memory is still showing error injected data.

Test case 3: Writing 0x5A5A5A5A into address of SRAM1 0x08010500 with Two-bit parity error when ECC error injection is enabled.(non-correctable)

The screenshot shows an IDE with three main panels:

- Code Editor:** Displays C code for SRAM ECC handling. A red dot on the left margin indicates a breakpoint. The code includes functions like `Cy_SysFlt_GetData0` through `Cy_SysFlt_GetData3` and `EnableRamEcc`. A line `faultData1 = Cy_SysFlt_GetData1(FAULT_STRUCT0);` is highlighted in red.
- Watch Window:** Shows variables `u25WORD...`, `pf_source` (value: 0x5A5A5A1A), and `pRam` (value: Error (c...)) at location 0x0801A.
- Registers Window:** Shows the state of the `FAULT` register. The `STRUCT[0]_STATUS` register has a value of `0x8000003D`, and the `STRUCT[0]_DATA[0]` register has a value of `0x08010500`.

Memory 1

Go to: 0x08010500

Address	Hex Data	ASCII
0x080104b0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104c0	00 00 00 00 00 00 00 00 e8 41 00 00 00 00 00 00A.....
0x080104d0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104e0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x080104f0	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010500	1a 5a 5a 5a 00 00 00 00 00 00 00 00 00 00 00 00	..ZZZ.....
0x08010510	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010520	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010530	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010540	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
0x08010550	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Test case 4: Writing 0x5A5A5A5A into address of SRAM1 0x08010500 with one-bit parity error when ECC error injection is enabled and trying read the data from same memory twice with AUTO_CORRECT disabled.

```


void EnableRamEcc(void)
{
    // VALIDATING FAULT SOURCE, RAM_1_C_IDX
    // SRAM 0 FAULT MASK AND SOURCE CONFIGURATION FOR ONE BIT STARTED
    // FAULT_STRUCT0->unMASK1.stcField.u32SOURCE = 0x04000000;
    {
        Cy_SysFlt_ClearStatus(FAULT_STRUCT0); // clear status (typically this process is done by boot code)
        Cy_SysFlt_SetMaskByIdx(FAULT_STRUCT0, CY_SYSFLT_RAM1_C_ECC); // enable Fault System SRAM 0 non-correctable ECC error
        Cy_SysFlt_SetInterruptMask(FAULT_STRUCT0);
    }

    FAULT_STRUCT0->unMASK1.stcField.u32SOURCE |= 0x30000000;
    CPUSS->unRAM1_CTL0.stcField.ulECC_EN = 1;
    CPUSS->unRAM1_CTL0.stcField.ulECC_AUTO_CORRECT = 0;
    CPUSS->unRAM1_CTL0.stcField.ulECC_INJ_EN = 1;
    CPUSS->unECC_CTL.stcField.u25WORD_ADDR = (0x000500 >> 2);
    CPUSS->unECC_CTL.stcField.u7PARITY = RAM_1_ONEBIT_PARITY;
    CY_SET_REG32(RAM_1_ADDRESS, RAM_1_DATA);
    CY_GET_REG32(RAM_1_ADDRESS);
    //Cy_SysTick_DelayInUs(50);
    while(!isr_triggered);
    isr_triggered = 0;
    pf_source = CY_GET_REG32(RAM_1_ADDRESS);
    while(!isr_triggered);
}

```

RAM1_CTL	0x00050001
ECC_INJ_EN	1
ECC_AUTO_CORRECT	0
ECC_EN	1
FAST_WS	0x0
SLOW_WS	0x1
RAM1_STATUS	0x00000001
WB_EMPTY	1
RAM1_PWR_CTL	0xFA050003
RAM2_CTL	0x00000000
RAM2_STATUS	0x00000000
RAM2_PWR_CTL	0x00000000
RAM_PWR_DELAY_CTL	0x00000096
ROM_CTL	0x00000001
ECC_CTL	0xBA000140
PARITY	0x5D
WORD_ADDR	0x000140

During the second read operation, the fault is not triggered immediately, but getting updated to Pending Register 1.



Name	Value
STRUCT[0]_CTL	0x00000000
STRUCT[0]_STATUS	0x8000003C
VALID	1
IDX	0x3C
STRUCT[0]_DATA[0]	0x08010500
STRUCT[0]_DATA[1]	0x00000045
STRUCT[0]_DATA[2]	0x00000000
STRUCT[0]_DATA[3]	0x00000000
STRUCT[0]_PENDING0	0x00000001
SOURCE	0x00000001
STRUCT[0]_PENDING1	0x10000000
SOURCE	0x10000000
STRUCT[0]_PENDING2	0x00000000
SOURCE	--
STRUCT[0]_MASK0	0x00000000
STRUCT[0]_MASK1	0x30380000
SOURCE	--
STRUCT[0]_MASK2	0x00000000
STRUCT[0]_INTR	0x00000000
STRUCT[0]_INTR_SET	0x00000000
STRUCT[0]_INTR_MASK	0x00000001
STRUCT[0]_INTR_MASKED	0x00000000

Test Case 5: Writing 0x5A5A5A5A into address of SRAM1 0x08010500 with one-bit parity error when ECC error injection is enabled and trying read the data from same memory twice.

Note: During First read AUTO_CORRECT is enabled and second read AUTO_CORRECT is disabled.

Observations: During first time read fault is getting serviced and memory is not updated with correct data.

Observations: During second time read, fault is neither serviced nor reported to fault structure as a pending source.

The screenshot shows an IDE with a C code editor on the left and a Watch window on the right. The code defines a function `void EnableRamEcc(void)` which configures the fault system. The Watch window shows several error messages: `u25WORD_...` with value `Error (c...`, `pf_source` with value `0x00000000`, and `pRam` with value `Error (c...`. The Registers window shows various hardware registers, with `ECC_INJ_EN` set to 1 and `ECC_AUTO_CORRECT` set to 0.

Registers 1

Find: FAU Group: FAULT

Name	Value
STRUCT[0]_CTL	0x00000000
STRUCT[0]_STATUS	0x8000003C
VALID	1
IDX	0x3C
STRUCT[0]_DATA[0]	0x08010500
STRUCT[0]_DATA[1]	0x00000045
STRUCT[0]_DATA[2]	0x00000000
STRUCT[0]_DATA[3]	0x00000000
STRUCT[0]_PENDING0	0x00000001
SOURCE	0x00000001
STRUCT[0]_PENDING1	0x00000000
SOURCE	0x00000000
STRUCT[0]_PENDING2	0x00000000
SOURCE	0x00000000
STRUCT[0]_MASK0	0x00000000
STRUCT[0]_MASK1	0x30380000
SOURCE	0x30380000
STRUCT[0]_MASK2	0x00000000
STRUCT[0]_INTR	0x00000000
STRUCT[0]_INTR_SET	0x00000000
STRUCT[0]_INTR_MASK	0x00000001
STRUCT[0]_INTR_MASKED	0x00000000

