

```

IMAGE_PATH=/images/./extra-bins/WUC
getopt -o o:i:t:s:h:: -l openocd-dir:,interface:,target:,search:,help:: --
--openocd-dir /images/extra-bins/openocd/
PARSED_ARGUMENTS= --openocd-dir '/images/extra-bins/openocd/' --
eval set -- --openocd-dir '/images/extra-bins/openocd/' --
set -- --openocd-dir /images/extra-bins/openocd/ --
true
TOOL_PATH=/images/extra-bins/openocd/
shift 2
true
shift
break
[ ! -d /images/extra-bins/openocd/ ]
[ ! -d ]
SEARCH_PATH=/images/extra-bins/openocd//scripts
[ ! -d /images/extra-bins/openocd//scripts ]
[ ! -f ]
INTERFACE_PATH=/images/extra-bins/openocd//scripts/interface/kitprog3.cfg
[ ! -f /images/extra-bins/openocd//scripts/interface/kitprog3.cfg ]
[ ! -f ]
TARGET_PATH=/images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg
[ ! -f /images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg ]
/images/extra-bins/openocd//bin/openocd -s /images/extra-bins/openocd//scripts
-f /images/extra-bins/openocd//scripts/interface/kitprog3.cfg -c transport
select swd -f /images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg -c
init; reset init; flash erase_sector 0 0 last; shutdown
Open On-Chip Debugger 0.11.0+dev-4.3.1.1999 (2022-03-14-10:57)
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
adapter speed: 2000 kHz
adapter srst delay: 25
adapter srst pulse_width: 25
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
Info : CMSIS-DAP: SWD supported
Info : CMSIS-DAP: Atomic commands supported
Info : CMSIS-DAP: FW Version = 1.2.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : KitProg3: FW version: 1.1.158
Info : VTarget = 3.377 V
Info : kitprog3: acquiring the device (mode: reset)...
Info : clock speed 2000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2_be_4m.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
*****
** Use overridden Main Flash size, kb: 4160
** Use overridden Work Flash size, kb: 128
** Silicon: 0xEA06, Family: 0x108, Rev.: 0x11 (A0)
** Detected Device: CYT2BL5CAE
** Flash Boot version: 3.1.0.556
** SFlash version: 367777

```

```
** Chip Protection: NORMAL
*****
Info : traveo2_be_4m.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : starting gdb server for traveo2_be_4m.cpu.cm0 on 3333
Info : Listening on port 3333 for gdb connections
Info : starting gdb server for traveo2_be_4m.cpu.cm4 on 3334
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Info : kitprog3: acquiring the device (mode: reset)...
traveo2_be_4m.cpu.cm0 halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000000f8 msp: 0x0807f800
Info : SWD DPIDR 0x6ba02477
Error: Failed to read memory at 0xe000edf4
Error: mem2array: Read @ 0xe000edf0, w=4, cnt=1, failed
Error executing event reset-deassert-post on target traveo2_be_4m.cpu.cm0:
/images/extra-bins/openocd//scripts/mem_helper.tcl:6: Error:
in procedure 'ocd_process_reset'
in procedure 'ocd_process_reset_inner' called at file "embedded:startup.tcl",
line 788
in procedure 'mxs40_reset_deassert_post' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/traveo2_common.cfg", line 47
in procedure 'mxs40_acquire' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/mxs40_common.cfg", line 126
in procedure 'mrw' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/mxs40_common.cfg", line 67
at file "/images/extra-bins/openocd//scripts/mem_helper.tcl", line 6
** traveo2_be_4m.cpu.cm4: Ran after reset and before halt...
Info : SWD DPIDR 0x6ba02477
Info : SWD DPIDR 0x6ba02477
traveo2_be_4m.cpu.cm4 halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x000001bc msp: 0x0807f800
Info : SWD DPIDR 0x6ba02477
Error: Failed to write memory at 0x080008a4
Error: failed erasing sectors 0 to 141
Info : traveo2_be_4m.dap: powering down debug domain...
```

---- another error case----

```
echo flash-wuc.sh Version: v0.0.1
flash-wuc.sh Version: v0.0.1
dirname /images/./extra-bins/WUC/wuc-flash.sh
IMAGE_PATH=/images/./extra-bins/WUC
getopt -o o:i:t:s:h:: -l openocd-dir:,interface:,target:,search:,help:: --
--openocd-dir /images/extra-bins/openocd/
PARSED_ARGUMENTS= --openocd-dir '/images/extra-bins/openocd/' --
eval set -- --openocd-dir '/images/extra-bins/openocd/' --
set -- --openocd-dir /images/extra-bins/openocd/ --
true
TOOL_PATH=/images/extra-bins/openocd/
shift 2
true
shift
```

```

break
[ ! -d /images/extra-bins/openocd/ ]
[ ! -d ]
SEARCH_PATH=/images/extra-bins/openocd//scripts
[ ! -d /images/extra-bins/openocd//scripts ]
[ ! -f ]
INTERFACE_PATH=/images/extra-bins/openocd//scripts/interface/kitprog3.cfg
[ ! -f /images/extra-bins/openocd//scripts/interface/kitprog3.cfg ]
[ ! -f ]
TARGET_PATH=/images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg
[ ! -f /images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg ]
/images/extra-bins/openocd//bin/openocd -s /images/extra-bins/openocd//scripts
-f /images/extra-bins/openocd//scripts/interface/kitprog3.cfg -c transport
select swd -f /images/extra-bins/openocd//scripts/target/traveo2_be_4m.cfg -c
init; reset init; flash erase_sector 0 0 last; shutdown
Open On-Chip Debugger 0.11.0+dev-4.3.1.1999 (2022-03-14-10:57)
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
adapter speed: 2000 kHz
adapter srst delay: 25
adapter srst pulse_width: 25
** Auto-acquire enabled, use "set ENABLE_ACQUIRE 0" to disable
cortex_m reset_config sysresetreq
Info : CMSIS-DAP: SWD supported
Info : CMSIS-DAP: Atomic commands supported
Info : CMSIS-DAP: FW Version = 1.2.0
Info : CMSIS-DAP: Interface Initialised (SWD)
Info : SWCLK/TCK = 1 SWDIO/TMS = 1 TDI = 0 TDO = 0 nTRST = 0 nRESET = 1
Info : CMSIS-DAP: Interface ready
Info : KitProg3: FW version: 1.1.158
Info : VTarget = 3.341 V
Info : kitprog3: acquiring the device (mode: reset)...
Info : clock speed 2000 kHz
Info : SWD DPIDR 0x6ba02477
Info : traveo2_be_4m.cpu.cm0: hardware has 4 breakpoints, 2 watchpoints
*****
** Use overridden Main Flash size, kb: 4160
** Use overridden Work Flash size, kb: 128
** Silicon: 0xEA06, Family: 0x108, Rev.: 0x11 (A0)
** Detected Device: CYT2BL5CAE
** Flash Boot version: 3.1.0.556
** SFlash version: 367777
** Chip Protection: NORMAL
*****
Info : traveo2_be_4m.cpu.cm4: hardware has 6 breakpoints, 4 watchpoints
Info : starting gdb server for traveo2_be_4m.cpu.cm0 on 3333
Info : Listening on port 3333 for gdb connections
Info : starting gdb server for traveo2_be_4m.cpu.cm4 on 3334
Info : Listening on port 3334 for gdb connections
Info : SWD DPIDR 0x6ba02477
Info : kitprog3: acquiring the device (mode: reset)...
traveo2_be_4m.cpu.cm0 halted due to debug-request, current mode: Thread
xPSR: 0x61000000 pc: 0x000000f8 msp: 0x0807f800

```

```
Info : SWD DPIDR 0x6ba02477
Error: Failed to read memory at 0xe000edf4
Error: mem2array: Read @ 0xe000edf0, w=4, cnt=1, failed
Error executing event reset-deassert-post on target traveo2_be_4m.cpu.cm0:
/images/extra-bins/openocd//scripts/mem_helper.tcl:6: Error:
in procedure 'ocd_process_reset'
in procedure 'ocd_process_reset_inner' called at file "embedded:startup.tcl",
line 788
in procedure 'mxs40_reset_deassert_post' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/traveo2_common.cfg", line 47
in procedure 'mxs40_acquire' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/mxs40_common.cfg", line 126
in procedure 'mrw' called at file
"/images/extra-bins/openocd//scripts/target/mxs40/mxs40_common.cfg", line 67
at file "/images/extra-bins/openocd//scripts/mem_helper.tcl", line 6
** traveo2_be_4m.cpu.cm4: Ran after reset and before halt...
Info : SWD DPIDR 0x6ba02477
Info : SWD DPIDR 0x6ba02477
Info : SWD DPIDR 0x6ba02477
Info : SWD DPIDR 0x6ba02477
traveo2_be_4m.cpu.cm4 halted due to debug-request, current mode: Thread
xPSR: 0x01000000 pc: 0x000001bc msp: 0x0807f800
```

```
[ 10%] [### ] [ Erasing ]Error: corrupted fifo read pointer 0x4000860
```

```
[100%] [#####] [ Erasing ]
Warn : target was in unknown state when halt was requested
Info : SWD DPIDR 0x6ba02477
Error: error waiting for target flash write algorithm
Error: SROM API execution failed. Status: 0x080010B4
Error: failed erasing sectors 0 to 141
Info : traveo2_be_4m.dap: powering down debug domain...
```