

Excelon[™] Ultra QSPI F-RAM Library User Guide

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com © Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



1. Quad SPI Driver Details



This user guide summarizes the APIs written in spifi_fram (.h/.c) file along with the LPCExpresso/uVision Example project provided by Cypress Semiconductors. Each function has been supplemented by user comments to help understand the usage. Revision 1.0 of this release covers limited features of the device. The detailed feature set of Cypress' Quad SPI F-RAM can be found in the device datasheet. The APIs listed here are for enabling easy usage of the Quad SPI F-RAM features and are not an official release of driver support from Cypress Semiconductors. Users are encouraged to leverage these APIs for building their end applications.

Application Programming Interface

The QSPI F-RAM APIs are declared in \QSPI\Inc\spifi_fram.h file and declared in \QSPI\Src\spifi_fram.c. Following table provides summary of all the supported APIs for Revision 1.0 of this release. Unless specified explicitly the description is applicable only for the Quad SPI F-RAM device.

Sr					
No	API	Description	Notes		
1	void FRAM_Write(spifiFRAM_T *,uint32_t Addr,uint32_t *writeBuff,uint32_t bytes);	This API performs write operation (Opcode 0x02) to the device	Device must be write enabled (FRAM_WriteEnable()) prior to writing into the device. This API performs write of length "bytes" bytes stored in array pointed by "*writeBuff", starting at location "Addr" in the F-RAM. The API assumes that the controller is in a known operating mode (SPI, DPI or QPI)		
2	<pre>void FRAM_Read(spifiFRAM_T *,uint32_t Addr,uint32_t *writeBuff,uint32_t bytes);</pre>	This API performs read operation (Opcode 0x03) to the device	This API performs read of length "bytes" bytes stored in array pointed by "*writeBuff", starting at location "Addr" in the F-RAM. The API assumes that the controller is in a known operating mode (SPI, DPI or QPI)		
3	void FRAM_WriteEnable(spifiFRAM_T *fram);	Issues WREN (0x06) opcode to the device			
4	void FRAM_WriteDisable(spifiFRAM_T *fram);	Issues WRDI (0x04) opcode to the device			
5	void FRAM_StatusRegisterWriteDisable(spifiFRAM_T *fram,Bool_T);	This API will set/reset the Status register write enable bit in Status Register.	All these MPNs will read/write into Status or configuration registers. A WREN command should be issued for a write operation into		
6	void FRAM_TBPROT(spifiFRAM_T *fram,Bool_T);	This API will set/reset the	a register.		



Sr			
Sr No	ΑΡΙ	Description	Notes
	7.4.1	TBPROT bit in Status	
		Register.	
		This API will modify	
		the block protection	
	void FRAM_BlockProtect(spifiFRAM_T	bits in Status	
7	*fram,BLOCK_PROTECT_T BP);	Register.	
,		This API will return	-
		the value of WIP bit	
8	WIP FRAM_WIP(spifiFRAM_T *fram);	in Status Register.	
-		This API will update	
	<pre>void FRAM_SetLatency(spifiFRAM_T *fram,uint8_t</pre>	the memory read	
9);	Latency values.	
	"	This API will return	
		memory read	
10	uint8 t FRAM GetLatency(spifiFRAM T *fram);	latency values.	
		This API will	
	void FRAM_SetQuadMode(spifiFRAM_T	enable/disable Quad	
11	*fram,Bool_T);	mode of device	
		This API will return	
		the Quad Mode bit	
		value in	
		configuration	
12	<pre>uint8_t FRAM_GetQuadMode(spifiFRAM_T *fram);</pre>	register 1	
		This API will	
	FRAM_ERR_T FRAM_SetQPI(spifiFRAM_T	enable/disable QPI	
13	*fram,Bool_T);	mode	
		This API will	
		Enbale/disbale the	
14	<pre>void FRAM_SetIO3R(spifiFRAM_T *fram,Bool_T);</pre>	IO3 reset function	
		This API will	
	FRAM_ERR_T FRAM_SetDPI(spifiFRAM_T	enable/disable DPI	
15	*fram,Bool_T);	mode	
		This API will update	
		the	
	void FRAM_SetOuputImpedance(spifiFRAM_T	Outputimpedence	
16	*fram,uint8_t OI);	value in CR4 register	
		This API will	
		Enable/Disable the	
	void FRAM_SetDPDPOR(spifiFRAM_T	Deep power down	
17	*fram,Bool_T);	on POR feature.	
		This API will update	
	void FRAM_SetRegisterLatency(spifiFRAM_T	the register read	
18	*fram,uint8_t);	latency value.	



Sr				
No	API	Description	Notes	
		This API will modify all the mode bits and reset the device into SPI mode. Read all the registers and update the static	The F-RAM device can be configured in several operating modes (SPI, DPI or QPI) and can have several register settings. This API is written specifically to implement a "Go Home" feature in case the controller faces a miss-match of operating mode. For eg: during a sudden power cycle, the F-RAM device will retain its state but the controller will execute a power-up routine and will not be able to communicate with the F-RAM device. It is recommended to	
19	uint8_t SpifiFram_config(spifiFRAM_T *fram);	register values	implement similar function in end application	
20	<pre>void FRAM_WriteSerialNumber(spifiFRAM_T *,uint32_t*);</pre>	This API will write the Serial number register with the user required value	SN Register is an 8-byte register. Read function will read the device's serial number and store it in SN_Reg array of operating_mode structure The	
21	void FRAM_ReadSerialNumber(spifiFRAM_T *,uint32_t *);	This API will read the serial number register	argument passed to Write function must be a pointer to an 8-byte array containing value of new Serial number	

Revision History



Document Revision History

Document	Document Title: ExcelonTM Ultra QSPI F-RAM Library User Guide					
Document	Document Number: 001-00000 Rev **					
Revision	Issue Date	Origin of Change	Description of Change			
**		VINI	New Spec			