Welcome to the Infineon Developer Community

I have a memory seeing an UDB based SDIO controller for some old psoc6 + wifi ev-kit. 

basically I'm after a sd-card implementation in UDB

Does the disabling or freeing of the TRNG help reduce power consumption?

I wasn't able to find a value in the datasheet indicating how much power the TRNG consumes. Is there a nominal power consumption value that can be used to determine if it is better to be enabling/disabling the TRNG for each 32-bit value or if it would be better to generate multiple 32-byte values in succession without disabling the TRNG after each one.

The example, "Cryptograhpy_TRNG_Demonstration" for PSoC 63 in ModusToolbox appears to be enabling/disabling the True Random Number Generator (TRNG) for each operation.

      /* Initialize the TRNG generator block*/
      result = cyhal_trng_init(&trng_obj);

      if (result == CY_RSLT_SUCCESS)
      {

      ......

      /* Free the TRNG generator block */
      cyhal_trng_free(&trng_obj);
      }

If my understanding of how the TRNG within the PSoC 6 works is incorrect, what information is available that may improve my understanding? I did find good information in both the PSoC 63 Architecture and Register TRMs. https://documentation.infineon.com/html/psoc6/zrs1651212645947.html 

Also Reference: PSoC 6 TRNG Health Monitor 

Greg

Hi Everyone,

We are following AP32389_TC2xx_Debug_Protection_with_HSM_V1.2.pdf application note for the configuration of UCB_DBG register. 

At first, we locked the JTAG port of TC277 evaluation board with a 256-bit password -> It worked as expected and we were able to lock/unlock debug port

Later, when we tried to lock JTAG debug port of ECU with 256 bit password, locking was successful, but we cannot unlock it with the same password. Additionally, it is also observed that Tx/Rx CAN communication also stopped working after locking of debug port, and ECU current consumption is also 0 Amp. 

Is this device locked forever? Is there any technique to recover ECU?

Best Regards

Swapnil

Using PSOC 6, error is asking to update PDL library to latest version.

It is and has been updated and reinstalled. Still error.

Regards, Dana.

Hi, 

As I am not able to post on the previous posting,  please refer to the following link for the project source code

https://community.infineon.com/t5/PSoC-4/PSoC4-Power-Mode/m-p/362805#M43041

Since I have only 1 PSoC4 CY8CKIT-149 board and unable to order more, I would like to know when executing the sleep and deep sleep mode using the attached project, what is the current value measured across J3 at your side. 

Please help to provide your measured result.

Thanks.

@DennisS_46  @Dennis @sk7211  @AlEn_4525986   

Hi all,

I would like to use emWin library in our product design based on PSoC 6. Currently we are developing the prototype version.

Hence, I would like to know specifically the licensing of -

1. emWin Graphical Library ( I have read that it can be used on PSoC devices for free , can anybody pls confirm ?)
2. AppWizard - PC tool for creating the GUI.
3. Bitmap Converter and other tools.

regards,

Vinu

@shibin 

While performing loopback test using Cyclone 10 gx development kit and cypress fx3 (Super speed Explorer Kit) facing error during bulk in transfer (error code :- 997) 

I want to implement SCR's Real Time Clock function with TC337.
The User Manual states that registers such as RTC_CON need to be set,

but iLLD does not have those registers.

How can I program it?

Please let me know if there is a sample program.